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Abstract
The manufacturing yield, overkill, and defect level limit the feasibility of analog circuits in SoCs. The conventional method of handling process and environmental variation is to assign a design margin such that the design meets specications at several
processes and environmental corners. However, checking only extreme corners limits
performance in comparison to the more rigorous statistical approach of the computing manufacturing and quality gure of merit. The statistical approach requires
transistor-level simulation of hundreds or even thousands of samples, not just a few
corners, and thus is very time consuming.
This research oers a method for reducing the time required for the statistical
approach by characterizing each of the many samples of building blocks once at the
transistor level. The building blocks are scalable such that the statistics are preserved
when a building block is adjusted to the requirement of a higher-level design. Many
design scenarios can be rapidly explored by assembling and scaling the building block
samples without SPICE simulation. This study employs a continuous-time low-pass
lter design example to extract the requirements of the building block approach. The
requirements include a method to assemble building blocks (biquad element for the
example) into a lter design while preserving the statistics that would have been
extracted by simulation of the entire lter at the transistor level.
method for both linear and nonlinear response is proposed.
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Chapter 1
Introduction

Advanced CMOS technology has enabled highly integrated, high-performance, and
low power electronic devices such as computers and mobile phones. With the increased
demand for more features in these electronic devices, the number of electronic circuits
and their complexity have increased exponentially. Dierent integrated circuits (ICs)
such as memory, microprocessors, peripherals are combined to build a system on a
chip (SoC). To meet the time to market, the eciency of the design of an SoC and
verication of the required performance are crucial [1].
Fig.

1.1 shows a typical product cycle.

Take an RF wireless transceiver used

in a base station as an example; a customer requests a list of transceiver requirements such as the target standard, power envelope, form factor, and cost target. The
system architect comes up with a high-level architecture with the corresponding circuit performance specications that could meet the overall transceiver requirement.
The architecture typically includes digital circuits(e.g., an encoder/decoder, signal
processing units, and controllers), analog circuits (e.g., an amplier, lters, and oscillators), and mixed-signal circuits (e.g., data converters and phase lock loops) [2, 3].
The specications for the circuit performance must be met over manufacturing process variations and dierent environmental conditions such as voltage and temperature variations. Next, design engineers design circuits based on the specications and
verify the design using circuit simulators [4, 5]. The design verication includes sim-

1

Figure 1.1: Product life cycle

ulations at process, temperature, and voltage (PVT) variations. After the circuit's
performance over PVT variations meets all the specications and the nal design
choice is made, it is sent to a semiconductor manufacturing plant (also referred to as
a fab or foundry) to be manufactured. The manufactured circuit will be tested based
on the test limit [6] in the foundry and assembly facilities. If the circuit passes all
tests, it will be shipped to the customer; otherwise, it will be discarded as a yield
loss, which is the the number of circuits that will fail the design specications out of
the total production run [7, 8].

2

1.1 Analog Circuit Design
Analog circuit design is a highly labor intensive and slow process. Even in advanced
highly integrated systems, analog designs are done in much the same way as they
were decades ago.

One of the bottlenecks is their manual design and simulation,

which are highly time consuming. Transistor SPICE simulations are often required
to estimate circuit performance [911].

Monte Carlo simulations [12, 13] are used

to evaluate the impact of manufacturing process variation on circuit performance.
Furthermore, during the design phase, many dierent circuit alternatives for analog
circuits are considered, such as lters and ampliers [14]. Conventionally, each alternative design (e.g., dierent lter implementation) is simulated over PVT to verify
the performance and make the nal design choices. The complexity of circuit SPICE
simulation increases with the size of the design (i.e., the transistor count), number
of circuit design instances simulated (i.e., the number of Monte Carlo runs), and the
number of combinations of environmental conditions (i.e., combinations of supply
voltage and temperature). Often, it takes multiple iterations in the design cycle to
nally meet the required specications. Fig. 1.2 presents the design cycle for analog
circuits. Based on the circuit specications, the designer rst comes up with several
dierent circuit topologies based on factors such as his/her experience and rules of
thumb and then evaluates each design alternative by simulating their performance
metrics at dierent environmental conditions.

The analog design alternatives with

performance metrics that meet the specications are further evaluated for a manufacturing gure of merit (FOM), such as yield analysis, for the nal decision [15]. The
yield analysis includes estimation of yield loss (Y

L)

, overkill(OL) and defect level

(DL) and will be explained in Chapter 3. Early rejection of design alternatives is desirable when the analog circuitry is embedded in an SOC design. SOC design cycles
are long, and reducing simulation of digital and analog circuits to the best performing
3

Figure 1.2: Circuit design cycle

combinations helps to reduce the design time and time to market. In addition to reducing the time to market, expensive simulation resources can also be spared if, early
in a product life cycle, tools are available to identify design alternatives that are unlikely to meet the performance metric. Simulation resources are spared because such
alternatives could be rejected at this earlier stage before expensive circuit simulations
begin in earnest.

1.2 Synthesis of Analog Circuits
One way to evaluate design alternatives early and accelerate analog circuit design is
to synthesize higher level circuits from a library of building blocks without SPICE
simulations [1618].

While synthesis for digital circuits with logic gates has been

4

used extensively [19, 20], synthesizing an analog circuit and predicting its manufacturing FoM is not as straightforward because of its complex analog operation ; that
is, its continuous time and continuous signal level compared with the discrete time
and discrete level in digital circuits [2127].

The objective of this research is to

introduce a method to estimate the performance metrics of dierent analog circuit
design alternatives with minimal circuit SPICE simulations. As shown in Fig. 1.3,
the estimation of circuit performance in this work was based on building a library of
building blocks for higher-level analog circuit design alternatives. Each analog design
alternative's performance metrics at dierent environmental conditions was synthesized. The estimation of manufacturing FOM was obtained without circuit SPICE
simulations of any of the analog circuit design alternatives. Circuit simulation was
conned to just the library of building blocks, which was a much smaller circuit, and
thus simulation was minimized when evaluating several design alternatives that met
a given specication. This thesis provides a systematic method to build the library
and model the performance metrics for analog circuit design alternatives from that
library. This work provides a basis for a CAD tool for the early evaluation of analog
design alternatives and for the early prediction of manufacturing risks in the product
life cycle.

1.3 Outline of This Thesis
The remainder of this thesis is organized as follows. Chapter 2 provides a basic description of analog lter design, which is used to demonstrate the synthesis of analog
circuits using a building block library. Chapter 3 introduces the concept of tolerance
design, tolerance analysis, and the concept of tolerance adjustment and design centering for yield optimization.

Chapter 4 demonstrates the synthesis method using

the building block library for two lter performance metrics: ac transfer function and

5

Figure 1.3: Proposed circuit design cycle using library of building blocks - with no
SPICE simulation for each design alternative

6

input-referred third-order intercept point (IIP3) 2.4.2 for a family of cascaded-biquad
Gm-C lters (refer to section 2.3.1 and discusses the use of such a tool for predicting linear and nonlinear performance and selecting design alternatives.

Chapter 5

describes the method of using rank statistics to model and predict the analog performance of an operational transconductance amplier (OTA) and the yield under
manufacturing process variation. Chapter 6 concludes the thesis.

7

Chapter 2
Filter Design

Electronic circuits are generalized into three categories: analog circuits, digital circuits
and mixed-signal circuits [28], as shown in Fig. 2.1. Whereas digital circuits operate
using digital (discrete) signals, analog circuits process continuous signals and are more
sensitive to noise compared with digital circuits. Mixed-signal circuits have a mixture
of analog and digital components. Examples of analog circuits are continuous-time
lters, ampliers, and oscillators. Each analog functionality can be realized in several ways.

Take lters for example, types of lter include

nth

order Butterworth

and Chebyshev lters [29]. For each type of lter, dierent topologies exist for implementing the circuit such as cascaded-biquad, LC ladder, and multiple feedback.
Each of these can be realized using trans-conductors along with capacitors (Gm-C)
or operational ampliers along with resistors and capacitors (Opamp-RC), among
others. [30]. For Gm-C lters, there are dierent types of trans-conductor Gm cells
for implementation. Furthermore, for each Gm cell topology, there are choices of different trans-conductance ratios among Gm cells (Gm ratio) in the lter and dierent
design components such as capacitance to design for specication. Each combination
of design choices (i.e., design freedoms) are design alternative decisions that must
be made not only to meet the analog design requirement but also to maximize the
yield for manufacturing. An early decision to choose design alternatives is desirable
to reduce time-to-market, simulation resources, and design man power. The method

8

developed in this research can predict the yield and evaluate the feasibility of dierent
lter design alternatives without SPICE simulations on the lters, thereby reducing
the time and number of iterations for making design decision.
This research aims to develop a methodology to build a library of building blocks
to enable analog lter design alternatives to be evaluated (see Fig. 1.3). The building
block is a combination of Gm-C biquad with a dierent Gm ratio and capacitance
ratio.

The library can be used to synthesize each lter design alternative.

The

synthesis results evaluate the designs by predicting circuit performances and yield.

2.1 Analog Filter
Analog lters are often used in systems to remove the interference or reject unwanted
signals outside of the target signal band. Based on the requirements such as attenuation, phase, and group delay, the type of a lter is chosen; then, a circuit topology is
selected to implement it. The lter characteristic shapes the attenuation curve and
is often one of the

nth

order classical types such as a Butterworth, Bessel, Elliptic, or

some form of Chebyshev. One simple method to realize a higher-order lter function
is to factor both the numerator and denominator polynomials into a biquadratic or
bilinear function.

Higher-order lters are often built of cascaded rst and second

order blocks. A variety of circuit topologies exist for building second-order sections;
for example, Sallen-Key, multiple feedback, and biquad lters. For some applications
that use lters, the amplitude response is of greater interest than the phase response.
However, in some applications, the phase response of the lter is critical. An example
of this might be where a lter is an element of a process control loop. Here, the total
phase shift is of concern because it may aect loop stability.
Often, when designers are selecting the topology for implementation, several rules
of thumb exist for maximizing circuit performance and minimizing the performance

9

Figure 2.1: Circuit hierarchy. This research focused on synthesizing the performance
of Gm cells and low-pass cascaded Gm-C biquad lters.
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variation caused by dierent environmental conditions and manufacturing processes.
These rules of thumb depend heavily on the designer's experience.

For example,

gain and quality factor allocation for each cascaded stage can be used to make the
maximum and minimum signal strengths in the pass band in all sections as uniform
as is practical. If this is achieved, the burden of attaining the overall gain is shared
by all sections without making the signal in one particular section either too strong
to cause op-amp saturation, and thus distortion of the signals, or too weak that it
falls below the noise threshold. A quantitative comparison can also be conducted by
an exhaustive study of the gains from the input to the outputs at all intermediate
junctions for dierently sequenced combinations.

The sequence that provides the

attest variations of these intermediate transfer functions can be considered the most
desirable choice [31].
The decision of which type of topology and implementation can sometimes be
dicult unless tolerance analysis is performed using Monte Carlo simulation and
yield is estimated [3234]. In this chapter, the cascaded biquad Gm-C lter design
used for demonstration is analyzed in detail. The lter AC response using Gm cells is
modeled including parasitics. The sensitivity of quality factor (Q) to parasitics and
that of linearity (IIP3) to device tolerance is analyzed.

Chapter 4 uses the Gm-C

lter design to demonstrate the method for tolerance analysis with minimum SPICE
simulation and evaluate rules of thumb quantitatively.

2.2 The Transfer Function
A general

nth

order lter transfer function is

H(s) =

b0 + b1 s + b2 s2 + bm sm ...
sn + a0 s(n−1) + a1 sn−2 + ....

(2.1)

where coecients a and b are determined by the type of lter characteristics. The
11

order of the lter

n

must satisfy

n ≥ m.

For a second-order low-pass lter, the transfer function is

H(s) =
where

Q

Kb
Kω02
=
s2 + as + b
s2 + ωQ0 s + ω02

(2.2)

is the quality factor which determines the peaking in the amplitude

response and the sharpness of the phase transition, and
frequency in radians per second. Higher

ω0

is the normalized center

Q will cause higher peaking in the amplitude

response. For example, the second-order Butterworth has a

Q

of 0.707, producing a

maximal at response [35]. The two poles of the lter are

(p1, p2 ) =

p
ω0
(1 ± 4Q2 − 1)
2Q

(2.3)

For a second-order low-pass lter, the transfer function has a phase shift that can
be approximated using

φ(ω) = arctan(

−ω0 × Q × ω
)
ω02 − ω 2

(2.4)

Fig. 2.2 shows Eq. 2.4 from two decades below to two decades above the center
frequency. When the signal frequency is the same as the center frequency

ωo ,

that

is, the normalized frequency is 1 , the signal exhibits a phase shift of -90. Fig. 2.3
shows the eect of a low-pass lter on the phase response as

Q

is varied. The phase

can start to change well below the cuto frequency for low values of

12

Q.

Figure 2.2: Second-order low-pass lter phase response.

Figure 2.3: Second-order low-pass lter phase response with dierent Q and for the
same

ω0 .
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2.3 Filter Topology
2.3.1 Filter implementation
One topology for implementing a second-order lter is Gm-C biquad, as shown in
Fig. 2.4. Assuming no current can enter the input of the transconductor, we obtain
the following:

I1 = G1 × VIN
I2 = −G2 × Vbp
I4 = G4 × Vbp
I3 = −G3 × VOU T
I1 + I2 + I3 = s × C1 × Vbp
I4 = s × C2 × VOU T

Solving the nodal equations, the low pass biquad transfer function using Gm-C
implementation is

H(s) =

VOU T
G1 G4
=
VIN
C1 C2 s2 +

1
G2
s
C1

+

G3 G4
C1 C2

(2.5)

Comparing 2.5 with 2.2, we may identify

G1
G3

(2.6)

G3 G4
C1 C2

(2.7)

K=

r
ωo =

ωo
G2
=
Q
C1
and hence
14

(2.8)

Figure 2.4: Gm C biquad

1
Q=
G2

r

C1
G3 G4
C2

(2.9)

From Eq. 2.6 to 2.9, we observe the following: (a) the biquad gain is the ratio of
tran-sconductance of

C1

and

C2 .

(c)

ω0

G1

and trans-conductance of

depends on the product of

a biquad for a certain K, Q and

ω0

C1

G3 .

(b)

and

C2 .

is as follows:

K × G3 . (2) Assuming G2 = G4 = G3 × G1r , the
p
√
as Q =
Gr × C1 /C2 . Therefore, for a given Gr
C1 /C2 = Cr = Q2 × Gr .
p
derived: C2 =
G22 Gr /Cr ω02

calculated:
for

C2

is

A higher even

nth

(3) With

Q

depends on the ratio of

An example of designing

(1) For a given

G3 , G1

equals

quality factor can be re-written
ratio, the capacitor ratio can be

Cr , Gr

, and

G2 ,

the absolute value

order lter may be constructed by cascading multiple biquads

in series as shown in Fig.

2.5.

The lter's transfer function is the product of the

transfer functions of the individual biquads. The selection of design parameters such
as frequency

ωo

and quality factor

Q

of each of the lter's biquads is determined by

the specication of the lter [36].

Hf ilter (s) =

n/2
Y
i=1

Ki ωo2i
ω
s2 + Q0ii s + ωo2i

15

(2.10)

Figure 2.5: Cascaded biquads

Figure 2.6: Dierential in and single ended out OTA schematic

2.3.2 Gm cell implementation and its parasitic model
There are multiple ways to implement Gm cells in Fig.

2.4 [14].

Fig.

2.6 and 2.7

show two OTA designs used in this research. Both OTAs are designed in TSMC 45nm
technology.
An ideal OTA design has innite input and output impedance. Deviation from
ideality of an OTA can be represented by the input and output parasitic transconductance models (GI ,

GO )

and parasitic capacitances (CI ,

CO )

as shown in Fig. 2.8.

Figure 2.7: Fully dierential OTA schematic
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The input and output admittance for the

YIi = sCIi + GIi ,

ith

Gm cell in Fig. 2.4 are

YOi = sCOi + GOi

(2.11)

Assuming the biquad is followed by another biquad using the same kind of OTAs,
the KCL equations for the three nodes of the biquad are

−Vin YI1 + Iin = 0

(2.12)

Vin G1 − Vout G3 − Vbp G2 − Vbp sC1 − Vbp (YO1 + YO2 + YO3 + YI2 + YI4 ) = 0

(2.13)

Vbp G4 − Iout − Vout sC2 − Vout (YO4 + YI3 ) = 0

(2.14)

Iout = Vout YI1

(2.15)

Applying Eqs. 2.11 to Eq. 2.12 to 2.15, we obtain

Vin − Vout G3 − Va (Gy + sC10 ) = 0

(2.16)

Va G4 − Vaout (Gx + sC20 ) = 0

(2.17)

where

Gx = GI1 + GI3 + GO4

Gy = G2 + GO1 + GO2 + GO3 + GI2 + GI4

0

C1 = C1 + CO1 + CO2 + CO3 + CO2 + CO4

17

0

C2 = C2 + CI1 + CI3 + CO4

(2.18)

(2.19)

Figure 2.8: Small signal model for a Gm cell including input and output parasitic:
(GI ,

GO )

Following Schaumann et al. [37], a model of the transfer characteristic that takes
account of the input and output parasitics of the OTA circuits in the biquad design
is

H(s) =

G1 G4
0
0
C1 C2 s2 +

1
0
0
C1 Gx +Gy C2
0 0
C1 C2

s+

(2.20)

G3 G4 +Gy Gx
0 0
C1 C2

Comparing Eq. 2.20 with Eq. 2.2 gives

√

0

K
K=
1 + uv

Q=Q

0

1 + uv
≡ fu,v (Q)
v + uQ0 2

0

ωo = ωo

p

(1 + uv)

(2.21)

where

√

G1
K =
G3

0

0

Q =

G3 G4
G2

s

s

0

C1
0
C2

0

ωo =

G3 G4
0
0
C1 C2

(2.22)

and
0

G2
Gx
u=
G3 G4

G
v= 2
G2

(2.23)

Assuming parasitic capacitance is negligible compared with the lter capacitance
(i.e.,

CIx = COx  C1 , C2 ),

Eq. 2.22 is consistent with Eqs. 2.6-2.9.

are biquad parameters with parasitic eect, whereas

0

0

K,Q,

and

0

ωo

K , Q,

and

ωo

are parasitic free

biquad parameters.
Note that the realized quality factor

Q0
18

using a non ideal OTA can be expressed

in terms of the quality factor

0

Q =√

Q

with parasitics as

2vQ
−1
p
≡ fu,v
(Q)
2
1 + uv + 1 + uv(1 − 4Q )

It can be shown from Eq. 2.24 that

Q

0

(2.24)

has a maximum possible value of

1
0
Qmax = √
2 uv
From Eq.

(2.25)

2.25 and 2.23, the maximum quality factor that can be realized is

limited by the parastics

GO

and

GI

[38].

From Eq. 2.25

1
1
0
Qmax = √ = q
G0
2 uv
2 GG3 G2 4 Gx G22
This shows that

0

Qmax

(2.26)

is a function of transconductance of Gm cells.

2.3.3 Simplied biquad parasitic model
Sometimes, for design simplicity and good layout matching to reduce performance
variation caused by manufacturing, it is common to use the same Gm design for

G1

and

G3

and the same Gm design for

plementation can be designed with gain

G2 = G4 = Geven .

G2

and

K =1

G4 .

by assigning

G1 = G3 = Godd

gm

(Siemens) and

Ca

(Farads)

Godd = scaleodd × gm , Geven = scaleeven × gm , C1 = scaleC1 × Ca,

C2 = scaleC2 × Ca.
ratio,Cr , as

C1
C2

=

and

The nominal design values of OTA transconductances and ca-

pacitances in the design are given as multiples of
such that

For example, one lter im-

We dene Gm ratio,Gr , as

Godd
Geven

=

and

scaleodd
and capacitor
scaleeven

scaleC1
. Now assume that parasitics of transconductance scale in
scaleC2

the same way as nominal design values of transconductances and Gi = 0, from Eqs.

19

2.18 and 2.19, we get

0

G2 = scaleeven gm + (2scaleodd + scaleeven )Go

0

G = scaleeven Go

(2.27)

(2.28)

We now rewrite Eq. 2.23 as

u = µγ

v =1+

1+µ+η
γ
µ

(2.29)

where

µ=
γ

b
a

η=1

γ=

Go
gm

(2.30)

is a measure of the eect of parasitics on the biquad transfer characteristic. For

ideal Gm cell,

γ

is 0.

2.4 Performance Metrics: Design Figure of Merit
For lter design, performance parameters such as frequency response, linearity, noise,
and power dissipation are commonly evaluated. In practice, there are trade-os between theses parameters, making the design a multi-dimensional optimization.

In

this section, small signal AC frequency response and large signal IIP3 are described
for later demonstration.

2.4.1 Small signal AC frequency response
Before a lter can be designed, a set of lter specications must be dened. For example, suppose that we would like to design a low-pass lter with a corner frequency

20

ωc ,

Figure 2.9: Lowpass lter specication

stopband frequency

ωs ,

dc gain, passband ripple, and stopband attenuation. Fig. 2.9

shows ve of the specications in small signal ac response for lowpass lter response.



Corner frequency (ωc ): This is the frequency range in which we desire to let the
signal through with minimal attenuation.



Stopband frequency (ωs ) : This is the lower boundary of the frequency range
where the signal should be attenuated to a certain attenuation.



Passband ripple (Apass ):

The max magnitude variation in the passband, in

decibels.



Stopband attenuation (Astop ): The max magnitude level in the stopband, or in
other words the min attenuation in the stopband, in decibels.



DC gain (|H(j0)|): the lter gain at DC.

The passband is dened as the frequency range
frequency range

1 ≤ ω ≤ ωc

, the stopband as the

ω ≥ ωs , and the transition band as the frequency range ωc ≤ ω ≤ ωs .
21

2.4.2 Large signal linearity: IIP3
Analog circuits such as low noise ampliers (LNAs), mixers, lters, power ampliers(PAs) and other components can generate very large signal dynamics and results
in non-linear behavior between input and output. Several parameters have been dened to characterize this non-ideal relationship between input and output: (1) 1dB
compression points, (2) compression dynamic range, (3) spurious-free dynamic range,
(4) desensitization dynamic range, and (5) intercept points. Since all the aforementioned terms indicate how good the linearity of a device is, relationships exist between
them. This study focuses exclusively on the third-order intercept points, or IP3, because they reveal the most about how non-linearity negatively aects useful signals.
An output

y(t)

expansion of input

of a nonlinear system can be approximated by the Taylor's series

x(t)

y(t) = α0 + α1 x(t) + α2 x2 (t) + α3 x3 (t) + · · ·

(2.31)

If two signals with dierent frequencies are applied to a nonlinear circuit, the
output exhibits some components that are not harmonics of the input frequencies [39].
Assume the input of the circuit is

x(t) = A1 cos(ω1 t + φ1 ) + A2 cos(ω2 t + φ2 )

After going through a nonlinear system, the output becomes

y(t) = α1 (A1 cos(ω1 t + φ1 ) + A2 cos(ω2 t + φ2 ))
+ α2 (A1 cos(ω1 t + φ1 ) + A2 cos(ω2 t + φ2 ))2
+ α3 (A1 cos(ω1 t + φ1 ) + A2 cos(ω2 t + φ2 ))3 + · · ·

22

(2.32)

Expanding the right side and discarding dc terms and harmonics, the two input
frequency tones (fundamental tones) at the output appear to be:

3
3
3
3
ω = ω1 , ω2 : (α1 A1 + α3 A31 + α3 A1 A22 )cos(ω1 t+φ1 )+(α1 A2 + α3 A32 + α3 A2 A21 )cos(ω2 t+φ2 )
4
2
4
2
The output also contains intermodulation products (IMn ), for example, third
order intermodulation products (IM3 ):

ω3 = 2ω1 ±ω2 :

3α3 A21 A2
3α3 A21 A2
cos(2ω1 t+2φ1 +2ω2 t+2φ2 )+
cos(2ω1 t+2φ1 −2ω2 t−2φ2 )
4
4

ω4 = 2ω2 ±ω1 :

3α3 A21 A2
3α3 A22 A1
cos(2ω2 t+2φ2 +2ω1 t+2φ1 )+
cos(2ω1 t+2φ1 −2ω2 t−2φ2 )
4
4

If

ω1

ω1

and

and

ω2 .

ω2

are close, the components of

IM3

Fig. 2.10 shows how the undesired

at

IM3

ω3

and

ω4

also appear close to

of two strong interferences falls

in the signal band of interest and corrupts the desired signal.
In low-pass lter applications, a primary concern is the lter mixing two or more
input tones to create (and redistribute signal power to) inter-modulation product
frequencies. To assess a lter's non-linear inter-modulation, a dual signal frequency
signal at

ω1

and

ω2

to the circuit is commonly applied to evaluate the 3rd order,

Input-referred Intercept Point (IIP3).

This is also known as a 'two tone test 'in

which the amplitude of the dual signal frequency

A1 = A 2 = A

set to be suciently

small such that higher-order nonlinear terms are negligible and the gain of the circuit
is relatively constant and equal to

α1 .
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Figure 2.10: IM3 falls inband of interest

1

In Eq. 2.33, IIP3 is computed (in dBV ) using two measurements; input power
and the power of the mixing product. The power dierence
in Fig. 2.11. In Fig. 2.11 and Eq. 2.33, input power

∆P = P1 − PL

P1 6= P2

is shown

are averaged because

tone powers dier in lter testing when the test-tones are near the passband edge.
The higher the IIP3, the more linear the circuit.

IIP 3 =

where

PL

is the power of

P1 + P2
P1 − PL P1 + P2
∆P
+
=
+
2
2
2
2

IM3

in dBV at

(2.33)

ω3 .

2.5 Sensitivity
When designing an active lter, there are generally more elements than needed to
satisfy the design equations. The remaining elements are the degrees of freedom determined by the circuit designer to simplify the design equations, to achieve preferred
component values, or to ease the manufacturing process. The sensitivity of a design
component to a design can be viewed as the slope of a design target specication (e.g.,
quality factor or transfer function) in multi-dimensional element space at the nominal
point. When the circuit designer selects a dierent free design element, that is, when

1 Reference

impedance used is 50 Ohms
24

ω1
ω2 with power of
terms ω3 and ω4 with

Figure 2.11: Power spectrum at the output of a nonlinear system. Two tones at
and

P1

ω2

are applied at input. The output contains tones at

P2 .The output
of PL and Pu .

and

power

ω1

also contains 3rd order intermodulation

and

the nominal design point is changed, the sensitivities are also altered and must be
re-evaluated. The designer may consequently attempt to select the free element such
that a point of minimum sensitivity (slope) is reached, thereby reducing the slope of
the performance measure for sensitivity optimization. For example, the designer may
reduce the sensitivity of the quality factor in a lter to the OTA's parasitics through
appropriate selection of the single free parameter - the Gm ratio of the lter. The
sensitivity analysis not only allows the designer to select the best circuits from the
many available in the active lter literature, but also provides insights on whether a
chosen lter circuit can meet specications over manufacturing process variation [37].

Sensitivity Denition
Given a component

x, any performance criterion P , such as the quality factor or a pole

or zero frequency, will generally depend on x; that is,
measure

P

represents the transfer function
25

H(s)

P = P (x).

If the performance

or its magnitude or phase, then

P

is also a function of frequency, so that we may write

P = P (s, x).

appealing method for determining mathematically the deviation in
error

dx = x−x0

of the element

the nominal value

x0

x0

caused by an

x is provided by a Taylor expansion of P (s, x) around

of the component:

P (s, x) = P (s, x0 ) +
If we assume that

P

An intuitively

∂P (s, x)
1 ∂ 2 P (s, x)
|x0 dx +
|x0 (dx)2 + . . .
∂x
2 ∂x2

(2.34)

(dx/x0 )  1 and that the curvature of P (s, x) in the vicinity of

is not overly large, we can neglect the second and higher derivative terms in Eq.

2.34 to obtain

∆P (s, x0 ) = P (s, x0 + dx) − P (s, x0 ) '

∂P (s, x)
|x0 dx
∂x

(2.35)

In most situations, the designer is less interested in the absolute changes
caused by absolute changes

dx

∆P

and more interested in the relative changes. We can

therefore normalized Eq. 2.35 to yield

SxP =
sPx is

x0 ∂P (s, x)
∂P/P
d(ln P )
|x0 =
|x0 =
|x
P (s, x0 ) ∂x
∂x/x
d(ln x) 0

(2.36)

the sensitivity to a small change in a single parameter and

dx
∆P
' sPx
P
x
In Eq. 2.37, the number
measure
on which

P,
P

is

sPx

sPx ,

(2.37)

also referred to as the variability of a performance

times as large as the relative change of the circuit parameter

x

depends. The lesser the sensitivities to their elements are, the smaller

are the circuit's performance deviations. In other words, circuits with less sensitivity
have larger tolerances

dx/x.

With component manufacturing variation, such circuits
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Figure 2.12: Dierential pair with active load

are less likely to drift out of the acceptable range

RA

of specication.(see section 3.2)

Sensitivity of Nonlinearity to Device Variation
A lter complete transfer function can be described with a linear lter transfer function followed by a nonlinear section caused by the device operation, as depicted in
Fig. 2.13. Due to device variations, for example in threshold voltage

VT

or mobility

the operation of the device may enter a nonlinear region, which results in
in Eq.

2.31.

In addition, when

a result, the transfer function
noted, when

α1

and

α3

H

VT

α3

µ,

change

changes, the transconductance changes, and as

(a function of

α1 )

changes as well. As previously

change, IIP3 changes.

A Gm cell design such as a dierential pair can be used to analyze the sensitivity
of non-linearity to device variation.
Consider a dierential pair in Fig. 2.12 as an example of a Gm cell:

VIN = VIN + − VIN − = VGS1 − VGS2

ID1 + ID2 = ISS
where
27

ID2 = IDA + id2 = IDA − id

ID1 = IDA + id1 = IDA + id

(2.38)

1
IDA = ISS
2
In the saturation region

ID =
where

k0 W
(VGS − VT )2
2 L

(2.39)

k 0 = µCox

and

gm = k 0

W
W
(VGS − VT ) = [2k 0 ID ]0.5
L
L

VGS1 = VT + (

ID1 0.5
)
0
( k2 W
L

VGS2 = VT + (

ID2 0.5
)
0
( k2 W
L

VIN = VGS1 − VGS2 = (
where

α=

ID2 0.5
ID1 0.5
) −(
)
α
α

k0 W
2 L

Applying Eq. 2.38 to Eq. 2.41, we obtain

2
VIN



ISS
id
id 0.5
=(
) 1 − [(1 +
)(1 −
)]
α
IDA
IDA
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(2.40)

(2.41)

which we can rewrite as

id = (

2
αISS 0.5
αVIN
) VIN [1 −
]0.5
2
2ISS

and again as

id
d
d
= ( )[1 − ( )2 ]0.5
ISS
2
2
where

d

(2.42)

is the normalized input voltages.

d=

VIN
2
= [ ISS ]0.5 VIN
(VGS − VT )
( α )

Expanding Eq. 2.42 in the power series, we obtain

id
d
1 d
= ( )[1 − ( )( )2 − . . .]
ISS
2
2 2
Now if a sinusoidal input voltage

v1

(2.43)

is applied to this Gm cell:

v1 = VIN A cosω1 t
where

VIN A

is the zero-to-peak value of the input sinusoidal tone. We obtain


ID2 = IDA − id = ISS

1
VIN A
1
VIN A
1
−( )
cosω1 t + ( )[
]3 cos3ω1 t − . . .
2
2 (VGS − VT )
64 (VGS − VT )



(2.44)
From Eq. 2.44

α1 =

ISS
1
= gm
2 (VGS − VT )
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(2.45)

α3 =
Dierentiating
eter

VT ,

α1 and α3

ISS
1 3
1
[
]3 = 2 gm
64 (VGS − VT )
8ISS

(2.46)

in Eqs. 2.45 and 2.46 with respect to the device param-

we obtain

dα1 ISS
1
=
dVT
2 (VGS − VT )2

dα3 3ISS
1
=
dVT
64 (VGS − VT )4
or

dα1
dVT
=
α1
VGS − VT

(2.47)

dα3
dVT
=3
α3
VGS − VT

(2.48)

We obtain

SVαT3 = 3SVαT1 =
The non-linearity term

α3

3VT
∝ gm
VGS − VT

is three times more sensitive to

(2.49)

VT

variation than

α1 .

From Eq. 2.49 and 2.45, the sensitivity of the non-linearity term to device variation
in Eq. 2.49 is proportional to

gm.

Sensitivity calculations can suggest potential deviations of the slope of the nominal
lter function with respect to the circuit elements at the nominal design values. Even
if a multi-parameter statistical sensitivity measure is used, the designer can arrive only
at an estimate of the expected mean deviations caused by a set of components with
known tolerances. However, in a practical design environment, lter requirements are
30

Figure 2.13: Filter nonlinearity

usually not prescribed precisely, but instead are only specied with certain tolerances
or limits.

For example, system requirements may call for a low pass lter to have

no more than

Apass

(in dB) attenuation in the passband and at least

attenuation in the stopband.

Astop (in

dB)

In order to evaluate the manufacturing yield with a

given fabrication process, and understand and reduce the impact of shifting to a
more expensive and tighter tolerant fabrication process, statistical simulation, such
as a Monte Carlo simulation, of the lter design is still required. The result of the
Monte Carlo simulation can help to identify a better nominal design that still meets
the imprecise passband and stopband requirements of <=Apass and >=Astop , and at
the same time results in a lower number of rejected samples through design centering
(see section 3.3).

31

Chapter 3
Tolerance Design

3.1 Introduction
Electronic circuits are designed based on the specications dictated by the customer.
The circuit designer proposes a rst-trial design based on rules of thumb deriving
from his/her own experience or from an earlier circuit designed for a similar function
and specication.

After several simulations, possibly in the course of a number of

iterations, the circuit is gradually modied until its performance eventually meets
the specication. In mass production, all devices (e.g., transistors, capacitors, resistors) within the manufactured circuit have associated tolerances,that is, the device
variation, such that the value of each device diers to some random degree from its
nominal value. As the device values of each manufactured circuit are generally dierent from the ones designed, it is expected that each circuit's performance will dier
from that of the simulated nominal circuit.

Therefore, without some remedy, the

manufacturing yield of a circuit is compromised, which is very costly both in time
and in skilled manpower. Given that the unsatisfactory yield is caused by device tolerances (or variation) and that with zero tolerances (that is, with the nominal circuit)
the specications are not violated, a proposal to tighten the device tolerances seems
reasonable.

However, it is usually the case that the cost of a device is an inverse

function of its tolerance. Therefore, while the yield may be increased through this
approach, the circuit will cost more to manufacture. If we keep the device tolerances
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xed in order to hold the total device cost of the circuit constant, there are two possible ways to improve the yield: design centering and reduction of the sensitivity of
tolerance. This chapter describes how to optimize the yield through design centering
and reduction of sensitivity of tolerance by tolerance analysis [40].

3.2 Tolerance Analysis
In integrated circuit (IC) design, tolerance analysis is a method to understand the
sources of variation in devices propagated across circuit designs and the performance
of a design in achieving its design requirements within the process capabilities of
manufacturing. In a two-dimensional circuit performance space, there exists a region,
called the region of acceptability (RA ), where both circuit performances meet the
requirement.

In the same space, a region called the tolerance region (RT ) reects

the realized circuit performances due to the tolerances on the devices. Monte Carlo
analysis is one of several dierent methods of tolerance analysis to estimate
a Monte Carlo simulation [12], each randomly varying parameter

xi

performance measure

Pi

xi .

In

in a device is

replaced by a random number generator that produces pseudo random values
the same statistical properties as those of

RT .

ri

with

For each parameter value generated, the

is evaluated and the process is repeated N times. Here, N

must be large enough (usually 100 < N < 10,000) to obtain results that are statistically
signicant (i.e., the statistical properties of measured

Pn

s may be estimated).

If the statistical device variation are modeled correctly by the samples

ri

obtained

from the random number generator, Monte Carlo simulation oers engineers a realistic
picture of practical circuit performance . This means that the samples

ri

must have

the same statistical properties and distributions as the circuit parameters

xi

they

represent. A strong statistical model requires detailed knowledge of the fabrication or
process environment and the availability of extensive manufacturing data from which
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the statistical properties can be determined. Monte Carlo simulation is conventionally
used to simulate the nal design and provides a useful estimate of the manufacturing
yield, that is, the percentage of circuits that will meet the design specications when
the device varies due to fabrication tolerances or drift during operation. However, as
the circuit size and number of design alternatives grow, extensive computer time is
required.
In this research, Monte Carlo SPICE simulation is limited due to the use of library
characterization. Tolerance analysis for the nal designs is performed by synthesizing
the designs from the library without the need for time consuming Monte Carlo SPICE
simulation.

3.3 Design Centering
Fig 3.1 illustrates the process of design centering, which is accomplished by adjusting
the nominal values of the device parameters (e.g.

transistor width/length, capaci-

tance, resistances) while leaving their tolerances xed (i.e., same process technology)
such that

RT

is more centrally located within

RA

to increase the manufacturing yield.

The primary goal of design centering is to identify a nominal circuit design that is
centered in the

RA

suciently far away from its borders such that the prescribed

specications are met.

3.4 Reduction of Sensitivity of Tolerance
An additional method to the improve yield without changing the device tolerance (i.e.,
keeping the process technology the same) is to reduce the sensitivity of tolerance to
the design.

This is accomplished by identifying an alternative design that has less

performance variability due to device tolerance, as demonstrated in Fig.
represents the tolerance region for design

#1. RT0
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3.2.

RT

represent the tolerance region for

Figure 3.1: Design centering by designing the circuits at
higher yield.

RT

RA

RT0

instead of

RT

to achieve

is the Region of Acceptance (acceptable circuit performance) and

is the Tolerance Region (expected manufacturing variation).

Figure 3.2: Tolerance tightening (Reduce
dierent

RT .

Smaller

RT

RT ).

Dierent design alternatives result in

in design 2 represents less performance variability comparing

to design 1 due to device variation.

design

#2.

To achieve a design that falls in

RT0

rather than

RT ,

circuit designers can

architect the circuit topology such that the performance variability over a satisfactory
fraction of the manufactured samples is reduced.

3.5 Manufacturing Figure of Merit (FOM) : Defect level and Yield loss
Several gures of merit, such as yield loss and defect level, are evaluated before and
after manufacturing circuits in mass volume in order to reduce costs.

Yield (Y)

is

dened as the number of units passing the manufacturing test process divided by the
number of units entering the process over a specied period of time.

Defect level

(DL) is the percentage of units shipped to customers that are defective.
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The defect

level can be estimated in terms of yield according to Eq. 3.1, where

test coverage

(TC) is the percentage of defects that can be found during the manufacturing test
(with the test limit) versus the total number of possible defects [41, 42].

DL = 1 − Y 1−T C

(3.1)

As depicted in Fig. 3.3, the manufacturing circuits are tested before shipping to the
customer. The test limits in the

TEST condition are determined by the limit that

best represent the actual customer

USE condition.

The selection of test limits can

be trivial, as the test process is usually conned to a constraint environment and for
a short period of time to keep the cost down, while in the actual use condition, the
circuits are operated in diverse scenarios for a longer period of time. When the test
and use conditions are not perfectly correlated due to limited test resources such as
test time and test equipment (i.e., test converge is not 1), there will be defective units
that are not detected. The percentage of units that pass the test but fail in use (PF)
is called test-escape (T E ). Meanwhile, the percentage of units that pass in use but
fail in the test (FP) is called over-kill (OL). In an ideal case, in which the test and
use conditions are perfectly correlated,

T E =0
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and

OL=0.

Figure 3.3: Test process
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Chapter 4
Analog Statistical Design in Linear and Nonlinear Response for
Manufacturing

4.1 Introduction
Mixed-signal Application Specic IC (ASIC) and System-on-Chip (SoC) integrate
analog components such as PLLs, IOs, lters, analog-to-digital and digital-to-analog
converters, thermal sensors, etc. within larger digital systems with component counts
and areas considerably less than the digital system. Several analog design solutions
exist that meet the required specications. However, each design alternative, that is,
dierent topology, transistor implementation, responds dierently to manufacturing
variations and may require dierent testing strategies [43] resulting in dierent sensitivities to the nal SoC product manufacturing and quality Figures-of-Merit (FoM),
viz. yield, test-escape, overkill and defect level.
Although analog design methods are well established, a persistent problem is
characterization in the presence of process variation. It is dicult to include manufacturing and quality gures-of-merit aected by process variation in the design
methodology since statistical data for all performance metrics are needed. In principle, the statistics can be obtained from Monte Carlo SPICE simulation of many
samples of the circuit in transistor level.

Conventional Monte Carlo approach is

compute-intensive and limits the circuit complexity that can be explored, to nd an
optimal design alternative for given Test and Use scenarios. Ecient Monte Carlo
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sampling methods such as quasi-Monte Carlo [32], latin hypercube sampling [33],
Bayesian inteference [34], etc. have been proposed. However, these approaches still
require transistor simulation on each analog design alternative to estimate their corresponding yields. Fast estimation of performance metrics of analog systems using
analytical performance models are proposed in [44, 45] which can be used to quantify
manufacturing and quality FoMs. These approaches require nding the sensitivity of
various parameters of interest of the analog systems to dierent process and environmental conditions which is non trivial for complex systems in nanoscale technologies,
since bias dependent short-channel eects (such as VT roll-o, velocity saturation and
drain-induced barrier lowering or DIBL) [46] and layout dependent eects (such as
well-proximity and shallow trench isolation or STI stress) [47, 48] increase the dimensionality of analytical models. Not having a highly ecient methodology to obtain
manufacturing FoMs for analog design alternatives limits the ability to analyze tradeos that can be made for dierent designs, component counts, areas, manufacturing
yield, and quality early in the product life cycle. When a nal design does not meet
manufacturing specications, dicult choices must be made to either tolerate low SoC
yield or integrate a dierent analog design into the SoC and invest more expensive
design time.
An alternate approach to analog system design is to synthesize analog circuits,
inlcuding topology selection, transistor sizing, and hardening synthesized circuits for
process variation and layout generation. Reasoning-based topology synthesis method
to design a low power opamp is shown in [49]. Higher level circuits, such as lters,
are synthesized using the concept of building blocks (op-amps, resistors and capacitors) in [50] using tabu search heuristic that sizes transistors for optimal area and
performance. Synthesis of more complex analog circuits such as ADC, PLL and lters
by leveraging digital design tools for accelerating circuit layout have been proposed
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in [5154]. These approaches still require SPICE simulations to obtain quantitative
statistical measures for the performance of analog circuits and estimate the manufacturing and quality FoMs. Parametric variations aware circuit synthesis is described
in [5557] where the synthesis algorithm generates transistor sizing taking into account process and supply variations to generate OTAs. Variation aware VCO design
synthesis using DoE assisted Monte Carlo simulations is shown in [58]. However, the
yeild aware analog circuit synthesis is still limited to small building blocks such as
op-amps and VCOs.
This chapter proposes an analog system design methodology that enables evaluation of manufacturing and quality FoMs in order to evaluate dierent design alternatives in early product life cycle.

The analog systems are built using building

blocks [50]. Instead of using analytical models [44, 45], the linear and non-linear responses of the building blocks are pre-characterized for process and environmental
variations using SPICE simulations.

Using the pre-characerized library of build-

ing blocks, circuit performance, parametric manufacturing yield and defect level of
dierent toplogies are evaluated without additional SPICE simulations for 200kHz
anti-aliasing or reconstruction lter that can be used for GSM/DECT receiver [59].
This chapter is organized as follows: The motivation and main contribution of this
work are described in Section-4.2. The proposed building block approach for design for
manufacturing is described with lter as example in Section-4.3. The characterization
of the building block library is shown in Section-4.4. Sections-4.5 and 4.6 describe the
methodology used to estimate linear and non-linear performance of lters. Section4.7 shows the results of evaluation for dierent lter design alternatives to maximize
yield and minimize defect level.
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4.2 Motivation and Contributions
Fig. 4.1 shows the ow of circuit components from the silicon fabrication factory
(Fab) through the Test factory and nally to the customer (Use). Because of process
variation in the Fab, a fraction of devices produced by the Fab, shown in red in the
gure, will not satisfy the performance requirements in the published datasheet, called
the Use Specication. The Use Specication gives the performance limits assumed by
the customer's system designer when designing a system using the components. The
Use Specication is also the component producer's denition of a

good

component.

For high-performance components, the fraction of components produced by the Fab
not meeting the Use Specication is usually high due to the circuit is operating at the
technology limit and must be controlled by screening the population of components
produced by the Fab using the manufacturing Test operation in the producer's factory.
Producer and OEM, that is, the party using the design component, manufacturing
cost models require quantitative statistical Figure-of-Merit (FoMs).

However the

usual method of simulating analog circuits at process and environmental corners does
not quantify parametric variation at early design phase reected in manufacturing
FoMs such as yield loss at the producer and shipped defect levels (quality) received
by the OEM.
Once Test and Use specications are set, manufacturing and quality FoM, yield
loss (YL), overkill (OL) and defect level (DL), are computed as follows:

FF + FP
FF + FP + PF + PP
FP
OL =
FF + FP + PF + PP
PF
DL =
PF + PP
YL=
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(4.1)

Figure 4.1: Relationship of Figure-of-Merit to population category probablilities in
the context of an analog lter. Without Test phase, a fraction (red) of the population
of components would fail in Use condition. Test reduces the customer-perceived defect
level (DL) by trimming and screening components. Reducing DL increases yield loss
(YL) and overkill (OL).
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where FF is the number of samples that fail in both test and use conditions, FP is the
number of samples that fail in test condition, but passes in use condition, PF is the
number of samples passing in test condition, but failing at use condition and PP is the
number of samples that pass in both test and use conditions. YL is the yield loss at
Test and does not depend on the Use condition. OL is the part of yield loss arributed
to the tester and test method, called overkill. DL is the end-user perceived fraction
not meeting the Use specications, and hence it is the quality gure of merit [60].
The proposed methodology implements analog systems by employing scalable
building blocks of circuits which preserve correct process statistics when used in a
larger system. The library of building blocks is built with transistor level simulation
of many process samples (Section-4.4) avoiding the need for complex analytical multidimensional modeling, especially for non-linear responses in highly scaled processes.
The methodology

1. Minimizes SPICE simulation to predict linear and non-linear response of design
alternatives by reusing small and large-signal SPICE simulations from an analog
building block library.

2. Estimates - early in the design cycle - manufacturing variation eects on a lter
design's linear and non-linear response and veries test specication setting for
improved correlation between test and use.

3. Provides a quantitative comparison of manufacturing and quality FoMs for lter
design alternatives and without transistor level SPICE simulation.

The methodology is demonstrated by evaluating two dierent design alternatives
for a continuous-time low pass lter with a pass-band gain of 0dB, bandwidth of
200kHz and stop-band rejection of >30dB at 435kHz in a 45nm CMOS technology to
maximize the manufacturing and quality FoMs. Cascaded biquads (Fig. 4.2) are used
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Figure 4.2: (a) A 2N-order low pass cascaded biquad Gm-C lter using N biquads.
(b) Each biquad is constructed with transconductor (Gm) and capacitors (C).

to realize the low-pass lter transfer function,

HF (s),

in (4.2). A biquad allows for

a scalabe design since dierent transfer functions can be obtained by minor changes
to the component values without changing the circuit topology [36].

The biquads

can be implemented either using Opamp-RC or Gm-C topologies depending on the
power, noise and linearity requirements of the lter and for this demonstration, a
Gm-C toplogy was chosen since it can be implemented with a lower power to achieve
a given bandwidth as well as being more compact compared to OpampRC lters [37].
The gain (K ), pole frequency (ω0 ) and quality factor (Q) of the individual biquads,

Hi (s),

are chosen to achieve the desired frequecny response.

YN
HF (s) =
Hi (s)
i=1

Hi (s) =

2
Ki ω0i
2
s2 + s (ω0i /Qi ) + ω0i
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(4.2)
(4.3)

4.3 Building Block Methodology for Manufacturing and Quality FoM
Prediction
As described in the previous section, a cascaded biquad lter design is used to demonstrate the design methodology for manufacturing. Filter

use requirement

such as DC

gain, cut-o frequency, in-band-ripple, stop-band attenuation and linearity are listed
in Table 4.1. These design specications can be achieved with continuous time lter
architectures such as cascaded biquads or ladder lters. Either of these architectures
can be realized using active circuit topologies such as OPAMP-RC or Gm-C. Furthermore, the lter specication can be met by a plethora of lter order and types (e.g.
Butterworth, Chebyshev, elliptical, etc.). Since the specications can be met using
dierent lter types, order, topology or architecture, it is important to evaluate which
design alternative will perform best considering all aspects of the product. Table 4.1
also lists the test specications for the lter.

This is required because during the

test phase, it is impractical (and often not needed) to characterize the lter AC and
non-linear response across entire use condition due to the large test times involved. In
order to reduce the test time and cost, the lter is often only tested at few frequencies.
The manufacturing FoMs are evaluated at these test specications.

◦
Table 4.1: Filter use requirements and test specications at 27 C.
Passband

Cut-o
Ripple
Gain

Use

200kHz

Test

fp
Ar
Kp

±3.5 dB

±3dB @ 140kHz

fs
As

435kHz
<-30dB

< -12 dB @ 300kHz

> -16dBV @ 100kHz

> -16dBV @ 140kHz

0dB

Trim

Stopband

Cut-o
Gain
Linearity

IIP3

IIP3
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Fig. 4.3 shows the building block methodology for cascaded lter design where the
biquad is used as the building block. To realize a given transfer function, a cascade
of these biquads with slight variation in the component values can be used [36]. The
basic building block (in this case the biquad) can be designed using traditional analog
design ow or using synthesis methodologies described in [49, 58, 61].

Each biquad

circuit is Monte Carlo simulated for many samples to capture the eect of process
variation. Optionally, advanced simulation methodologies [3234] can also be used.
The specications in Table 4.1 can be broadly classied into small-signal (or linear)
characeristics or large-signal (or non-linear) characteristics.

Transfer-function (DC

gain, cut-o frequency, inband ripple, stop band rejection, etc.) are dictated by the
small signal responses and can be evaluated using transfer functions of cascaded blocks
as shown in (4.2).

Characteristics such as gain compression, harmonic distortion

and intermodulation can be determined by the non-linear response of the system as
described in (4.4)

i
vout = Σni=0 αi vin

where

vout

is the output voltage,

vin

(4.4)

is the input and

αi

are the coecient of the

Taylor series describing the large signal behavior of the system.

The third order

intermodulation (IM3 ) is a useful metric to quantify non-linearity [39] when the third
order distortion (or

α3 )

is the dominant source as is the case with most circuits.

Transfer function parameters,

K, Q

and

ω0

and large signal parameter

IM3

are

extracted for each sample and stored in the Biquad library: for parameters (Kp,m ,

Qp,m

and

ω0p,m ),

each Monte Carlo sample are extracted from the simulated AC

transfer function by least square tting to the ideal transfter function (4.3).
transient simulation is performed to estimate parameter
sample.

Filter design has two parts:

First the

for each Monte Carlo

design center

second, variation around the center is characterized.
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IM3

The

is established, and

Mean values of biquad

K, Q

and

ω0

parameters from the Biquad Library are used to establish the design center.

Then, to characterize variation,
is created by

scaling

K , Q and ω0 parameters of a sample of lter instances

from biquad

K , Q , ω0

,and

IM3

parameters sampled from the

Biquad Library. Scaling transforms samples of Biquad Library parameters to samples
of biquads that match lter requirements while preserving the proper statistics of the
parameters. Bootstrap sampling or generation from the parametric statistical model
is used to create

K , Q ,ω0

and

IM3

samples from the Biquad Library.

Bootstrap

sampling method is a resampling method by independently sampling with replacement
from an existing relatively small sample data and performing inference among these
resampled data.

This method enables us to construct reliable condence intervals

and conduct valid hypotheses test [62].
Filter design requires exploration of many hypothetical design, test, and use scenarios as shown in Fig. 4.3. Construction of the lter transfer function and nonlinear
response from samples of biquad

K , Q , ω0

and

IM3

parameters , rather than circuit

simulations requires much less computation. In fact, the what-if design/test/use scenarios for the lter design examples given in this demonstration were coded in Python
and were executed in real time on a PC.

4.4 Biquad Library and Characterization
The generation and characterization of the analog library is key to the entire design
ow. For cascaded biquad lter, the building-block is a biquad shown in Fig. 4.2. The
frequency response of the biquad can be represented using a closed form equation as
a function of Gms and the capacitors. The library contains practical values for the
ratio of Gm1 to Gm4 . This is analogous to digital standard-cell library which typically
47

Figure 4.3: Building Block methodology: Biquad as building block replaces the compute intensive SPICE simulation of the lter in Test/Use and building block level
design optimization by much less compute intensive sampling and scaling of the (K ,

Q , ω0 , IM3 )

statistical model. SPICE simulations to establish the (K ,

Q , ω0 , IM3 )

biquad model need be done only once.

contains a subset of all possible sizing for digital gates. The analog library used in
this demonstration (Fig. 4.4) consists of three biquad designs (rk where k

∈ [1, 2, 3])

which has unique values of biquad Gm ratios (Gm1−4 ) for demonstration. Each biquad is characterized for four dierent Qs (Qn , where n

∈ [1, 2, 3, 4]).

The Q of the

biquad is tuned by the capacitor ratios of the biquad. The biquad is characterized
for its frequency response using small-signal simulations. Non-linear response at different frequencies (fnorm,j , where j

∈ [1, 2, . . . 8]) normalized to the pole frequency (ω0 )

are characterized using two test tones separated by 5% around

fnorm

for large-signal

simulations [39]. As we will see in Section-4.6, both magintude and phase of the
are required to estimate the overall lter IM3 from the building blocks.
48

IM3

The large

Figure 4.4: Biquad library: building-block library for the Gm-C biquads comprising
of small-signal and large signal characterization as well as process and mismatch data.

signal simulation is performed to estimate the
library.

IM3

of each biquad and stored in the

In order to capture process variation (i.e., fast, slow, normal corners) and

device mismatch due to manufacturing variability, Monte Carlo SPICE simulations
are run on each biquad
(m

∈ [1, 2, . . . 5])

on

Br,Q .

The eect of process (p

Kp,m , Qp,m ,ω0p,m

and

IM3

∈ [1, 2, . . . 250])

and mismatch

are stored and each biquad sample

in this library can be indexed by its four vectors, viz.

Gm ratio, Q, process and

mismatch identiers (Br,Q,p,m ). Note that the biquad lter transfer function parameters (Kp,m ,

Qp,m

and

ω0p,m )

for each Monte Carlo sample are extracted from the

simulated AC transfer function by least square tting to the ideal transfter function
(4.3). Performing Monte Carlo SPICE simulations on a small building-block is very
ecient and eliminates the need for doing these simulations for higher level circuits.
The fully characterized building-block now contains all the information necessary for
the subsequent steps and is shown in Fig. 4.4.
The analog building block characterization must identify and retain non-ideal
eects as well as include the eects of component variation from processing and the
eects of component mismatch. The characterization could also include the variation
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Figure 4.5: The database organization and storage of each biquad design characterization.

of biquad capacitor (C1 and C2) as well as parasitic interconnect components in the
SPICE simulations. Interconnect parasitics can be estimated [63] and be absorbed
into the lter design capacitor scaling step.

Integrated Gm-C biquad circuits are

dominated by two non-ideal Gm eects; 1) frequency dependent Gm due to internal
parasitic poles and; 2) nite input (Gi ) and output (Go ) admittances [37]. Parasitic
poles alter an Gm-C biquad transfer function and a nite Gm output admittance
limits an Gm-C biquad operating Q. In this work, the eects of a parasitic pole
changed biquad parameterization by less than 1 part in

105

and were ignored in lter

design. The non-ideal Gm output admittance was signicant,

Go ≈0.05Gm

and was

included during lter design.
The database organization and storage of its design characterization can be visualized as a table shown in (4.5). Each row retains the characterization data for one
Monte-Carlo sample of a specic library biquad design
normalized frequency

fnorm,j

used for

IM3

rk

of quality factor

Qn

and

simulations.

The biquad sample index unique to a specic biquad design and specic Monte
Carlo sample ranges from

1 to p × m

(1250 in this demonstration). The data in each

row is one example of the non-ideal eects and transistor variation on a biquad design. Simulation data for each biquad design are randomly selected during bootstrap
generation of a sample of a lter and will be described in Section-4.5.

50

4.5 Estimation of Filter Frequency Response Using Biquad Library
The quality factor,

Qi ,

and the pole-frequency,

ω0i

for the

ith

biquad in the lter that

needs to be generated could be dierent from that in the analog library. Based on
the biquad transfer function in Eq. 4.3, the biquads in the library can be mapped to
the required Q and

ω0

for i

th

stage biquad by scaling the capacitors C1 and C2 from

a biquad design r using the following equations

S1i (Qi , ω0i | Qr , ω0r ) =

ω0r Qi
ω0i Qr

C1i = S1 · C1r
(4.5)

S2i (Qi , ω0i | Qr , ω0r ) =

ω0r Qr
ω0i Qi

C2i = S2 · C2r

The ow chart explaining the lter generation is shown in Fig. 4.6(a).
Multiple lter samples can be generated by bootstrapping.
example to generate multiple lter samples for a 4

th

-order lter. In order to generate

a lter sample, biquads from the same process index,
If biquad design

rk

Fig. 4.7 shows an

p, are selected from the library.

is used more than once, the lter sample is generated by selecting

biquads from the same process

p, but with dierent mismatch indexes m.

For example,

if all biquads used in the lter are from the same biquad design, there are P(M,N)
lter samples can be generated for each process

p

where M is the total number of

mismatch simulations for each process index in the biquad library and 2N is the order
of the synthesized lter. Repeating this for each process index, a total of

P × P(M, N)

lter samples can be created. If the lter uses dierent biquad designs for each stage,
then it is possible to generate even higher number of samples. All permutations of
biquads from ri yields

P×P(M, 1)N

lter samples. The small-signal lter performance

(lter transfer function) for the generated lter samples is calculated using (4.2).
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Figure 4.6:

(a) Filter synthesis ow and (b) ow chart to estimate lter transfer

function using analog library.
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Figure 4.7: Generating multiple lter samples using bootstrap sampling for 4

t

h-order

lter (a) using biquads from the same biquad design r1 and (b) using biquads scaled
from dierent biquad designs, r1 and r2 .

Each line indicate a possible sampling

combination.

4.6 Estimation of Linearity (IIP3 ) using Biquad Library
There are well known equations to calculate linearity of cascaded systems, taking into
account the gain and non-linearity of individual stages [39]. For example, the magnitude of third-order intermodulation distortion product (IM3 ),

AIP3 ,

of a cascaded

system with three or more stages is given by

1
A2IP 3
where

AIP3,1−3

=

1
A2IP 3,1

+

G21
G21 G22
+
+ ···
A2IP 3,2 A2IP 3,3

(4.6)

are input IP3 of stages 1−3, and G1 and G2 are the voltage gains

for stage-1 and stage-2 respectively. However (4.6) assumes that the intermodulation
products from dierent stages add in power and does not take into account the phase
of the

IM3

products from dierent stages.
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As a result, the calculation does not

yield accurate results. Fig. 4.8 shows the mechanism by which the intermodulation
products generated in dierent stages interact with each other.

Two fundamental

frequency tones at f1 and f2 , applied to the input goes through

H1 (f)

to the output of the second stage.
at frequencies f3 and f4 . Similarly,

IM3
IM3

products are generated by the rst stage

products are generated in stage-2 from the

fundamental tones at its input. The total
stage is given by the vector sum of

IM3

H2 (f)

and

IM3

voltage at the output of the second

voltage propagated from stage-1 and the

voltage generated in stage-2. At the output of stage-i, the

IM3

voltage can be derived

|IM3 |i = ||IM3 |i−1 × Gi (f3 ) × ∠IM3,i−1
+|IM3 |i × G2i−1 (f1 ) × Gi−1 (f2 ) × ∠IM3,i
+2 × θi−1 (f1 ) − θi−1 (f2 )|
where Gi is the voltage gain,
magnitude and
dBV (i.e.,

PL

∠IM3,i

in Eq.

θi (ft )

is the phase of

is the linear phase shift at

IM3

(4.7)

(ft ), |IM3 |i

voltage at stage-i. The power of

2.33 ) at stage-i is 20log(|IM3 |i ).

IM3

is the

IM3

in

As shown in Fig. 4.8, the

nal non-linearity at the output of two stages can be expressed in terms of the nonlinearity of individual stages and the appropriate frequency response of the dierent
stages. By storing this information in the biquad library and extending this concept
to N-stages, it is possible to accurately estimate the

IIP3

of a

2Nth

biquad lter.

Filter synthesis described in Section-4.5 scales the capacitors using (4.5) of the
biquad library elements to realize the required lter. Since the element stored in the
biquad library can be characterized in a dierent Q and

ω0

from the ones used in

lter to synthesize, the nal biquads in the synthesized lter will have dierent

IM3

characteristics compared to the elements in the biquad library since the cap scaling
changes the Q and

ω0 .

Additionally, the frequencies at which the

IM3

in biquad

library are characterized could be dierent from where the test-tones are applied
for the lter use condition.

Both these challenges can be addressed by performing
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Figure 4.8: Modeling of

IM3

voltage for cascaded stages using magnitude and phase

of the generated and propagated

a bilinear interpolation of the

IM3

IM3

voltage terms from dierent stages.

voltage magnitude and phase (|IM3 | and

∠IM3 )

from a grid of Q and normalized test-tone frequency, fnorm , of the selected lter biquad
sample as shown in Fig. 4.9. Since the

IM3

voltage magnitude and phase varies with

process and mismatch, it is important to note that the bilinear interpolation has to
be performed on each process and mismatch indexed biquad.
Multiple lter samples around the design average can be generated by bootstrap-

Figure 4.9: Bilinear interpolation for (a)

IM3

magnitude and (b)

IM3

phase at arbi-

trary (Qi , fi ) for a single process and mismatch indexed biquad sample.

55

Figure 4.10: Flow chart for (a) generating biquad
calculating lter

IM3

in synthesized lter and (b)

IIP3 .

ping as described in Section-4.5 and the synthesis of multiple lter
shown in Fig.

IIP3

response is

4.10. This section outlined the use of bootstrap sampling of the biquad

standard-cells in a lter design. Scaling and interpolation of biquad characterization
data reects the cell's use in specic lter designs. In the next section, ecient bootstrap lter sampling is used to permit sucient sample sizes to obtain statistically
meaningful manufacturing FoMs such as AC and
level.
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IIP3

yield loss or customer defect

Figure 4.11: Ideal lter transfer functions (a)

4th -order Chebyshev and (b) 8th -order

Butterworth. Additional plots are library biquad component transfer functions after
scaling to lter design specications.

Use requirement upper and lower magnitude

brick-walls are shown as dashed lines.

4.7 Results: Comparison of Design Alternatives
Two lter design alternatives are used for demonstration. The two design alternatives

4th-order 1dB ripple Chebyshev lter and an 8th -order Butterworth lter meet

a

the same requirements in use and are tested to the same specication.
use specications are summarized in Table-4.1.

Test and

The use requirement low-pass are

shown with the dashed lines in Fig. 4.11(a-b). The ideal lter transfer functions are
shown as the bold trace.

The

4th-order

Chebyshev and

8th -order

Butterworth are

designed based on a common library of pre-characterized biquad building block. The
component biquad ideal transfer functions are included in Fig. 4.11.
Each lter's biquad library usage and biquad parameters are summarized in Table4.2.

In general, many library biquad building block could be selected to complete

a given lter's design.

In this demonstration, specic biquad choices (and biquad

ordering) were made to highlight important features of design scaling, performance
estimation and the computation of manufacturing statistical Figures-of-Merit (FoM).
The biquad ordering determines the AC signal ow from input to output. The lter's
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input is accepted by biquad #1 and continues, in sequence, to biquad #N which
delivers the lter's output. The maximum value of N is set by the lter order. The
lter biquad ordering is from minimum to maximum Q.

Table 4.2: Filter Design Specications and Biquad Library Usage

Filter Design Alternative
Filter
4th-Cheb
8th-Butter
Biquad (#c) #1 #2 #1 #2 #3 #4
K#c [V/V]

0.944

0.944

1.000

1.000

1.000

1.000

Q#c

0.785

3.559

0.510

0.601

0.900

2.563

106

199

218

218

218

218

fp#c

[kHz]

S1 · C 1

[pF]

237

1057

78

87

134

550

S2 · C 2

[pF]

287

72

219

185

120
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Library

#1

#2

#1

#2

#3

#4

Gm

1:1:1:1

4:1:4:1

1:1:1:1

1:1:1:1

1:1:1:1

2:1:2:1

140

540

140

135

135

270

C1

[pF]

C2

[pF]

67

270

270

270

135

135

S1

1.691

1.953

0.541

0.642

0.989

2.032

S2

4.247

0.266

0.810

0.683

0.887

0.427

OTA transconductance base value,

gm =170uS

Section-4.5 explains the exibility to set biquad Q , and
two biquad design capacitors,
and

S2#c

C1

and

C2 .

ω0

is achieved by scaling

In Table-4.2 each component biquad

S1#c

scaling parameter values (and each biquad's capacitor values) are given.

The lter generation methodology described in Section-4.5 is used to create 250
lter samples each for the

4th -order Chebyshev lter and 8th -order Butterworth lter

and estimate each sample's AC and

IM3

(and related

IIP3 )

response. Sample size is

an important consideration when deciding which of design alternative meets manufacturing yield and quality requirements. Roughly speaking larger sample sizes increase
decision condence.

For a given sample size the design alternative with fewer test

fails is the design alternative with higher manufacturing yield. Similarly, customer
quality level increases with the design alternative that has fewer test escapes. For a
sample size of 250, a greater than 90% condence level for yield and quality FoMs is
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possible when test fails or test escapes counts are less than ten.
To select a lter design without direct SPICE simulation requires validation of the
alternative bootstrap estimates to the traditional SPICE simulation. Building block
characterization data for AC and inter-modulation were used to compute bootstrap
estimates which were compared to results obtained from SPICE simulation.

Sets

of sample lters were assembled by scaling a bootstrap selected samples of biquad
standard-cells.

To permit direct comparison, the generation of each lter sample

netlist was carefully controlled and SPICE netlists were manually conrmed to be
identical. AC validation was established by matching the bootstrap transfer function
to corresponding SPICE simulated transfer function.
`

Figure 4.12: (a)
alternatives

4th-order

IIP3

Chebyshev and (b)

8th-order

Butterworth. Filter design

values are compared by scatter-plot and by marginal histograms.

Comparison of each simulation and estimation uses 250 lter samples.

IIP3 evaluation is from transient
interpolation. IIP3 corner frequency is 140kHz

point in the plots is one lter sample.
analysis.

IIP3

synthesized are from

Each data

SPICE

for both lters

Bootstrap estimation of lter inter-modulation based on pre-characterized biquad
introduces two potential sources of miscorrelation to direct SPICE lter simulation.
1) Pre-characterization set equal test-tone power levels whereas within the lter the
power levels may be dierent.

The power dierence is greatest when the test-tone
59

center-frequency is near the lter's low-pass pass-band edge. 2) Pre-characterization

IM3

data is collected for a limited number of specic test-tone frequencies and osets

and biquad Q and cut-o frequencies.

Table 4.3:

IIP3

Correlation between SPICE and synthesis
Filter Design Alternative
4th-Cheb

Center Frequency [kHz]
SPICE
IIP3 Median [dB]
Synthesis
SPICE
Std. Dev. IIP3 [dB]
Synthesis
Synthesis vs. SPICE Correlation

8th-Butter

100

140

100

140

-13.5
-13.5
1.1
1.1
0.98

-13.3
-13.4
1.7
1.9
0.97

-14.2
-13.8
1.1
1.2
0.80

14.1
13.3
0.9
0.9
0.93

Validation of lter bootstrap estimates of

IM3

used the correlation of

IIP3

be-

tween SPICE simulated and synthesized at a center-frequency of 140kHz. Fig.4.12
(a) and (b) plots the bootstrap synthesized
ples each of the
emphasize the

IIP3

estimate versus SPICE for 250 sam-

4th -order Chebyshev lter and the 8th -order Butterworth.
IIP3

The plots

correlation (i.e., no signicant outliers) and the four marginal

histograms long-tailed structures. Table 4.3 summarizes statistics and correlation of
the two dierent method's for computing
of AC transfer functions and
tions

≥0.8

IIP3

for each lter design. The agreement

IIP3 marginal distribution shapes and Pearson's correla-

allows the computationally less demanding bootstrap estimates to replace

exhaustive SPICE simulation as a means to estimate statistical FoMs for dierent
lter designs.
The combination of test limits and use limits divides the manufactured lters into
four bins (see Table 4.4 and Table 4.5). Test frequency selection and guard-band test
limit settings are a trade-o between test-time and test-cost.

Manufacturing yield

loss (YL) from true fails and overkill (OL) and user observed defect level (DL) are
FoM statistics that quantify the trade-o between test and use. For the test and use
settings, the four classication bin counts are used to compute YL (and the yield loss
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overkill component) and DL FoMs. (Eq. 1).
Bootstrap estimation and nal design selection considered rst AC response assessment of manufacturing yield and quality. Fig.4.13 (a) and (b) plots transfer function
magnitudes for a bootstrap generated synthesized

8th -order Butterworth lter, respectively.

4th -order

Chebyshev lter and a

The traces are coded by line style and color

for PASS and FAIL at test (manufacturing yield FoM) and at use (quality FoM). For
reference, the blue overlay trace is each lter's ideal (i.e., ideal OTAs and no manufacturing variation) transfer function.

All green and red traces are lter transfer

functions in the presence of non-ideal OTAs and process variation and transistor mismatch. Green traces denote lters which PASS all AC use specications. Red traces
denote test escape lters which FAIL one or more AC use specications. Solid line
traces denote lters which PASS test (PP or PF) and dashed line traces denote lters
which FAIL one or more AC test specications (FP or FF).
For the AC magnitude test, bootstrap estimated the
yield loss is 1.5X greater than the

8th -order

4th -order

Chebyshev lter

Butterworth lter yield loss, Table 4.4.

For the sample size, the lter defect levels are statistically insignicant. The computed bootstrap estimates of lter yield loss etc. are the result of non-ideal OTAs
and manufacturing variation and not from random point defects. For example, the

4th -order

Chebyshev yield loss is largely explained by the one high-Q biquad stage

increased sensitivity to device variation.
Estimatation of

IIP3

yield loss and defect level FoMs for the bootstrapped

order Chebyshev lter and the

4th -

8th -order Butterworth show design selection may result

in dierent trade-os than the AC results.

In Fig.4.14, lter

plotted with test and use bin limits as lines.

IIP3

estimates are

Each sample lter is a single dot.

Fig.4.14 adopts the AC binning color scheme. The green shaded area surrounds the
lters that PASS

IIP3

in use.

The red area surrounds the lters that FAIL
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IIP3

Figure 4.13: AC transfer functions of 1200 samples of two lter design alternatives (a)

4th -order Chebyshev (b) 8th -order Butterworth.

Each lter is DC trimmed to 0dB at

test. Black vertical bars locate test frequency and magnitude specications. Passband
test guard-band is 0.5dB @ 190kHz. Nominal trace denotes ideal AC response. Legend
denotes results of test and use, see Table 4.1. For example, PF denotes pass at test
and fail in use. Use specications are the dashed lines.

in test.

The x-axis is a lter test

=140kHz.
the use

IIP3

estimate at guard-banded center-frequency

The test limit is plotted as a vertical (red) dashed line.

IIP3

estimate at center-frequency =100kHz.

The y-axis is

The use limit is plotted as a

horizontal solid (red) line. The limits divide sample lter responses into four distinct
groups shown in the plots four corners.
The
loss for

IIP3

comparison for the test and use limits is summarized in Table 4.5. Yield

4th -order

Chebyshev is 4X the Butterworth lter. Based on

the preferred design alternative is the

8th -order Butterworth.

IIP3

yield loss

While the overall

IIP3

yield loss is consistent with the AC, the source of the loss is dierent. For both design
alternatives the yield loss is the result of test overkill, that is the component of yield
loss from the miscorrelation between test and use.
test overkill is a large multiple of lters FAIL the
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Of particular concern is when

IIP3

limit at the guard-banded

Table 4.4: Filter Comparison from AC Manufacturing Results

Bin
Test/Use

Filter Design Alternative
4th-Cheb
8th-Butter

F/F

23

13

F/P

4

2

P/F

4

3

P/P
Yield Loss (YL)
Overkill (OL)
Defect Level (DL)

219

10.8%
1.6%
1.8%

232

6.0%
1.0%
1.3%

AC test frequencies 140kHz and 300kHz

test center-frequency but meet
Table 4.5

the 4th -order

IIP3

at the use center-frequency.

For example, in

Chebyshev has a 'kill ratio' of FP/FF=34/6 meaning 5 or 6

lters are removed as FAILs (and not shipped to the customer) for each true FAIL at
use. Test escapes are assessed by customers as a defect level. The bootstrap estimates
suggest in the customer view (that is for an SOC the performance in use) the

8th -order

Butterworth alternative has nearly 4X as many faulty units delivered downstream.
The trade-o is balancing the choice of the guard-band center-frequency, dierent
test limits or some combination to reduce the kill-ratio by the risk of increasing the
number of test escapes (PF =2 and =9 for the two lters, respectively).

Table 4.5:

IIP3

Bin
Test/Use

Manufacturing Results

Filter Design Alternative
4th-Cheb
8th-Butter

F/F

6

F/P

34

8

P/F

2

9

P/P

208

230

Yield Loss (YL)
Overkill (OK)

16%
13.6%

Defect Level (DL)

1.0%

Test center frequency = 140kHz
Use center frequency = 100kHz
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3

4.4%
3.2%

3.8%

Figure 4.14: Bootstrap

IIP3

synthesis results for 250 (a) 4th-order Chebyshev lters

and (b) 8th-order Butterworth lters.

Use

IIP3

set the center-frequency test-tone

=100kHz and at test guard-banded the center-frequency =140kHz. Frequency oset
=∓ 2.5% of the center-frequency. Vertical and horizontal lines mark the

IIP3

test

and use limits. Each dot '·' in FP and PF quadrants is a test escape or test overkill,
respectively.

Counts in FP and PF quadrants assess manufacturing risks from the

miscorrelation of test and use.

The lter design using the biquad building blocks oers other benets for design
comparison. In the design description Table 4.2 the

4th-order Chebyshev lter input

biquad section was of type 1:1:1:1 and output section of type 4:1:4:1.

The wider

transistors in the latter biquad means the biquad requires about 4X more power.
The

8th-order

Butterworth lter used three biquad sections of type 1:1:1:1 and one

of type 2:1:2:1.

By using more of the lower power 1:1:1:1 biquads, the

8th-order

Butterworth lter power consumption is SPICE estimated to be 137% of the

4th-

order Chebyshev and by comparing their biquad standard-cell counts 122%. Using
capacitor area as the dominant layout component, the
area is ~14% smaller than the

8th-order

Butterworth lter

4th-order Chebyshev lter.

The computation time for SPICE simulation and bootstrapped estimate of the
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Table 4.6: Run time comparison SPICE and Synthesis (Building Block Method)
250 Sample Statistics

Filter Design Alternative

SPICE Run Time

4th-Cheb

8th-Butter

Total

AC
IIP3

26s
3.2 hrs

77s
6.3 hrs

113s
9.5 hrs

Synthesis

4th-Cheb

8th-Butter

Total

2.6s
166s

5.2s
332s

7.8s
498s

Run Time

AC
IIP3

FoMs is summarized in Table 4.6.

To obtain the manufacturing statistics requires

sucient sample size and at the modest sizes used in this study, the dierence in
computational time is substantial. Using SPICE to compute 250 samples is 9.5hrs.
Using the building block method takes roughly 10mins.
Summarizing the entire FoM analysis for the two design alternatives leads one
to select the

8th-order

Butterworth lter as the nal design. This conclusion should

not be confused with a recommendation that maximally-at lters are in general the
preferred design. Rather this conclusion demonstrates the potential of a coordinated
synthesized, biquad building block approach which includes sucient characterization
of the biquads to compare 5, 10 or 100 dierent lter design alternatives that meet
the original use requirements and select the design which has the best chance of
simultaneously meeting manufacturing, test and use requirements.

4.8 Conclusions
This chapter demonstrated a computationally ecient methodology to give analog
lter designers performance of dierent lter designs at test and at use condition
and provide statistically signicant manufacutring Figures-of-Merit. The foundation
of the eciency is the reuse of the linear and non-linear response data from precharacterized biquad building block library to manufacturing variation. Bootstrapped
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lter generation and reuse of building block SPICE simulations provides important
manufacturing FoM statistics early in the design phase without SPICE simulation of
each design alternative. Trends in multiple manufacturing FoMs provides as complete
a picture as possible to all the stakeholders; system engineers, circuit engineers, manufacturing engineers and test engineers and reduces the risk of selecting an alternative
which is more sensitive to advanced technology manufacturing variation. Yield loss
and defect level FoMs allow design and test engineers to adjust limits to improve manufacturing test and product use correlation and gain the feel for a design alternative's
sensitivity to manufacturing variation. Analyzing the trade-os between dierent lter designs, specication settings, manufacturing yield and quality are essential when
small analog lters are integrated into (a more expensive to produce) SoC or ASIC.
The estimation of every possible lter design's yield and lter defect level requires
accounting for non-idealities and for process variation and mismatch variation eects.
Replacing intensive Monte Carlo SPICE simulations of each design alternative with
bootstrap synthesis using the pre-characterized biquads from the library eciently
and quickly estimates the power, area and manufacturing and quality FoMs of any
lter design alternative.
The biquad building block design is set by a small number of independent design
degrees-of-freedom which can be varied systematically for pre-characterization and
Monte-Carlo samples of each set stored in a library.

The low-cost of data storage

allows linear and non-linear response of each Monte-Carlo sample of the building
block to be stored and simple models developed to estimate both linear and nonlinear responses of a random sample of each lter design alternative and preserve
the inherent correlation between dierent responses without the use of ad-hoc and
dicult to parametrize statistical models.
This chapter describes design selection for manufacturability of analog circuits,
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specically continuous-time lters.

The methodology adapts to analog design the

common practice of a standard-cell library in digital circuit design.

The results

demonstrate linear and non-linear response predictions for dierent design alternatives can select a preferred nal design early in the design ow and reduce the risk
of expensive design iterations. Future work is to establish the building block library
and model to synthesize manufacturing FoM for other type of analog circuits. There
are three rules suggested when exploring potential building blocks for any analog
circuit under test (CUT): (i) repetitive common circuits found in CUT (ii) circuits
that have similar architecture as the CUT (iii) combination of sub-circuits which can
represent the CUT performance. The selection of building blocks is designed based
on characterizing the building block's responses such as gain, bandwidth, linearity,
noise and possibly others at dierent environmental conditions. The building block
is identied that can best describe the CUT behavior. Potential analog circuits that
could benet from the methodology proposed are cascaded transimpedance amplier,
ring oscillators, ADCs and DACs, etc.
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Chapter 5
Copula-based Modeling of Analog Parametric Tests Separating Variation
from Defects

5.1 Introduction
This chapter applies the copula to describe the dependency of analog circuit design
performance to process variation and temperature changes. The copula is shown to
provide unique insight into the dependence. The copula reveals that process variation
and not defects can produce outlier behavior which would normally be interpreted as
the result of defects. Integrated circuits passing at test and failing in use are a concern
in both analog and digital domains. Consistent test escapes (i.e., chips failing in use
the same way) require remedial action by the consumer and the producer. The No
Trouble Found integrated circuit failing in systems and passing retest at ATE can
account for 30-40% of returns [64] [65]. The resolution of NTF often centers on miscorrelation between test and use. In this chapter, Monte Carlo circuit simulations are
used to characterize performance at various temperatures and supply voltages. The
process variation induced changes in circuit performance correlation are studied by
combining the Monte Carlo with a 3-Factorial Design of Experiments (DoE) [66, 67].
The correlation of circuit performance is modeled using copulas.
have been reported before [42] and [68].

Copulas in test

In [4] the copula is used to describe the

correlation between built-in-self test results and circuit performance to estimate the
gures-of-merit such as test escapes and yield loss.
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In this chapter the copula re-

veals the temperature performance dependency structure is not well described by a
bivariate (two-variable) Gaussian distribution.

The DoE shows the manufactured

unit outliers are not the result of process defects and instead are a signicant fraction of normal process variation.

To establish circuit functionality, analog circuits

are tested under dierent environmental conditions such as temperature and supply
voltage. Test time increases with each new environmental condition. At some point
in the volume ramp testing at all environmental conditions is simply not feasible to
meet test throughput requirements or remain within cost constraints. One approach
to reduce test time is to drop the tests that are guaranteed to pass. To accomplish
this, one can nd the correlation between two parametric performance outputs at
their respective conditions. When performance between two conditions is correlated,
results from the rst condition test can replace the second condition test by predicting the response through a correlation model [69].

In section 2, is a review of the

copula dependence. A common analog building block (OTA) demonstrates the copula modeling of temperature and voltage correlation in section 3. In section 4, the
recommendations and observations from this study are discussed. Section 5 concludes
this chapter.

5.2 Methodology
5.2.1 Concept of Dependence and Copulas
The association between two random variables
tion are

F(x)

function,

and

G(y)

x

and

y whose

cumulative distribu-

is completely described through the cumulative distribution

H(x,y),
H(x, y) = P [X ≤ x, Y ≤ y]

If random variables x,y are independent the cumulative distribution
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(5.1)

H(x,y), satises

H(x, y) = F (x)G(y)

(5.2)

or when using the joint density PDF independence is written

h(x, y) = f (x)g(y)

where

G(x), f(x)

density functions of

and

x

G(y), g(y)

are the marginal cumulative and probability

and y, respectively.

general expression for dependencies in

The independence condition suggests a

h(x,y)

h(x, y) = f (x)g(y)(h(x, y))/(f (x)g(y))
The

dependence functions

(5.3)

(5.4)

(h(x,y))/(f(x)g(y)) of the joint density of x and y is a

simple way to display the dependence of the random variable pair. For example, from
Eq. 5.4 if x and y are independent, then the dependence function (h(x,y))/(f(x)g(y)),
is 1.
The random variables u and v are the cumulative density of F(x) and G(y), respectively.

u = F (x)whereu = unif orm[0, 1]; v = G(y)wherev = unif orm[0, 1]

(5.5)

In other words, the cumulative density assigns the (x,y) pair in joint distribution
parametric space to a normalized ranked pair (u,v) in an always uniform distributed
in rank space.
According to Sklar's Theorem [70], if H(x,y) is the cumulative distribution and
F(x) and G(y) are the marginal, then there exists a copula C such that
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C(u, v) = H(F −1 (x), G−1 (y))

(5.6)

If F(x) and G(y) are continuous, then the copula is unique. When H(x,y), F(x),
G(y) and C(u,v) are dierentiable

c(u, v) = ∂ 2 C(u, v)/∂u∂v = (∂ 2 H(x, y))/(∂F (x)∂G(y))

(5.7)

where c(u,v) is called the copula density, similar to the PDF of the cumulative
distribution. The relationship between h(x,y) and the copula density c(u,v) can be
shown to be

h(x, y) = f (x)g(y)c(u, v)

(5.8)

Substituting dependence function in Eq. 5.4 with Eq. 5.8

(h(x, y))/(f (x)g(y)) = c(u, v)

(5.9)

shows the abstract idea of a general dependence function in (4) to be the copula
density.
The importance of the decomposition is best seen in 5.8.

Typically, the model

for correlation between two random variables is obtained through the joint density
h(x,y). When correlation is approached through(x,y), the random variables' marginal
distributions and correlation are intertwined and dicult to separate. Equation (8)
shows when h(x,y) is expanded using the dependence structure of a copula density, the
marginal distributions are explicit and can be separately studied. From a modeling
perspective, the separation of marginal distributions from a joint density's dependence
structure provides additional model choices for the joint density.
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Table 5.1: Copula Properties

In this chapter, other alternatives are explored and evaluated for dependence
structures when

c(u, v) 6= 1.

A wide range of copulas are reported in the literature

such as the Gaussian, the Clayton, Frank, Gumbel and so on [71]. To demonstrate the
opportunities for modeling a joint density, Table 4.1 summarizes the mathematical
properties of Gaussian copula and Clayton copula.

Similar to the joint density's

cumulative and PDF, H(x,y) and h(x,y), a copula can be mathematically described by
its C(u, v) or c(u, v). A copula typically has one or two dependence parameter(s). The
copulas in Table 4.1 each have a single dependence parameter denoted by

θ.

Again

drawing on relationship between correlation coecient and the joint density, copulas
have a connection to the rank based population correlation statistics of Kendall's tau
(τ ) and of Spearman's rho (ρ).
used interchangeably [72].

Tau and rho are measures correlation and can be

Table 4.1 summarizes the relationship between copula's

dependence parameter and either Kendall's `tau' or Spearman's `rho'.

Either data

sample statistic is a convenient way to determine the copula's parameterization.
The advantage of separating marginals from dependency is shown in Fig.

5.1.

Fig. 5.1 displays scatter-plots for synthesized samples of the copula densities for the
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Figure 5.1: Synthesized sample from (a) Gaussian copula with j=0.9 and (b) Clayton
copula with j=9.74

Gaussian copula and Clayton copula, respectively. For each the x-axis is a uniform
random variable and similarly for the y-axis. Recall the cumulative distribution (5)
for any random variable, u and v is a uniform random variable.
The large number of possible copula functions means selection can be dicult for
any particular situation. To select a particular copula function is somewhat of an art
and relies on matching observed properties and computing goodness-of-t statistics.
One obvious way to match a copula function to data is symmetry. Symmetry above

◦
and below the 45 line (i.e., equal points above and below the 45 line) is a property the Gaussian and the Clayton copulas share. Symmetry is not general and the
symmetry of the Gaussian copula will be seen to provide a poor t to the observed
OTA temperature response.

Another copula density property which has proved to

be helpful is the Kendall's tau correlation in the tails [3], that is, the correlation as
the data approaches the limits of (0,0) or (1,1). Left and right tail dependences are
denoted a0 and 1, respectively.

Mathematically, the Gaussian copula's tail depen-

dence is identical ,0==1=0 and is suggested by the scatter-plot in Fig. 5.1(a). In
contrast, the Clayton copula in Fig. 5.1(b) exhibits very dierent tail dependence.
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Figure 5.2: Bivariate Normal Joint Density h(x,y) and histogram of x, f(x), and y,
g(y).

The dependence is strong in the left tail (0, 0) but weak, d0=1 and in the right tail
(1, 1) =1=0 [8].
A bivariate normal joint probability density distribution can be constructed by
rst selecting parameters for each Gaussian marginal distribution f(x) and g(y), the
Gaussian dependence structure in Table 4.1 (Appendix) and synthesizing points based
on simple algorithms. Fig. 5.2 shows an example bivariate Normal joint probability
density distribution with marginal means m=2 and standard deviations of sv=0.5
and f(x), g(y) correlation coecient, = 0.9.
Fig.

5.3 demonstrates the exibility of the dependence structures (copulas),

marginal distributions in creating joint densities. Combinations of dierent marginal
distributions and copulas generate very dierent looking joint densities, h(x,y). Fig.
5.3 displays the results for a Gaussian marginal distributions for f(x) and g(y) with
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Figure 5.3: Joint density plots from Gaussian marginal with dependence structure of
(a) Gaussian copula

h1

(x,y) and (b) Clayton copula

h2

Figure 5.4: Joint density plots from Bimodal and Weibull marginal with dependence
structure of (a) Gaussian copula

h3

(x,y)and (b) Clayton copula

dierent dependence structures c(u,v).

Fig.

h4

(x,y).

5.3 (a) combines Gaussian marginals

with a Gaussian copula and Fig. 5.3(b) combines the same Gaussian marginals with
the Clayton copula to generate sample joint densities

h1

(x,y)and

h2

(x,y), respec-

tively. In Fig. 5.4, a bimodal marginal distribution substitutes the Gaussian marginal
for f(x) and a Weibull marginal distribution substitutes the Gaussian for g(y). Fig.
5.4 (a) retains the Gaussian copula and Fig. 5.4 (b) retains the Clayton copula to
generate joint density plots

h3

(x,y) and

h4

(x,y), respectively.

Fig. 5.3(a) and Fig. 5.4(a) shows the symmetric shape of dependence structure
(copula) and changing the marginal distribution, f(x) and g(y), can generate signif-
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icantly dierent shapes of joint density.

Alternatively, combining dierent copulas

with xed marginal distributions present very dierent joint densities despite the fact
the underlying dependency structure is simple and xed.

In practice, when densi-

ties similar to h3(x,y) and h4(x,y) are observed, choices such as sums of Gaussians
or other complex parameterization methods of the joint density are thought to be
the only modeling alternative.

Fig.

5.3 and Fig.

5.4 shows the use of copulas to

model dependency separates marginal distributions from dependence structures and
provides a complete and scale-free description of dependence. The copula based approach provides freedom to model the joint density with forms other than Gaussian.
The appropriate copula for a particular application is the one which best captures
dependence features of the data.

5.2.2 Using copulas to model the dependence structure and develop a
statistical model for correlation in circuit performance over temperatures
In this section, the copula based approach is used to model the dependence structure of circuit performance at two temperatures. To demonstrate this technique, a
common analog building block, the OTA is used to demonstrate a statistical model
of temperature correlation for OTA AC gain performance. The OTA schematic, designed in 45nm technology, is shown in Fig. 5.5. The process technology device le
is one of several the ICDT Laboratory has obtained. The OTA design has a nominal
gain of 250V/V and bandwidth of 500kHz at the operating conditions (VDD=1.1V
and 27 C).
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Figure 5.5: OTA schematic

5.2.3

Methodology: Identifying Dependency

Process variation is introduced using the Monte Carlo models for the NMOS and
PMOS. The process variation model le uses a version of the compact modeling
technique to describe the correlated variation of the device model parameters [73]. For
the 45nm technology Monte Carlo, four independent random variables, rand1-4, are
used to describe the process variation and the correlation between twelve device model
parameters for NMOS and eleven device model parameters for PMOS. For this study,
Monte Carlo techniques were used to generate 1,000 design instances by independently
sampling the recommended distribution for rand1-4, Gaussian with xed mean m=0
and standard deviation sv=1/3. Key circuit performance parameters (such as gain,

◦
◦
bandwidth, etc.) were computed for the 1,000 OTAs at ve temperatures (0 C, 27 C,
◦
◦
◦
65 C, 80 C and 100 C) and three VDD supply voltages (1.0V, 1.1V and 1.2V).
The 1,000 instances simulation results provide the data set for studying the OTAs
dependency structure. Conventional statistics characterize OTA performance such as
the marginal distributions mean (x̄,ȳ ), the standard deviation (sx ,

sy ),

the goodness-

of-t to model marginal distributions. Correlation coecient Kendall's tau ) for data
is evaluated to complete the list of conventional statistics. In addition, an empirical
(observed) copula density for the response to temperature variation is computed based
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on the 1,000 instances. The empirical copula is generated by separately sorting the
values in each joint distribution pair of (x,y) and assigning to each ranked value the
corresponding normalized value.

The normalized ranked values are combined into

a (u,v) pair of the copula density.

Correlation coecient Kendall's tau for data is

evaluated to complete the connection to the copula.
An analytical derivation of dependency structure is dicult, if not impossible, for
even a simple circuit such as an OTA. A more productive and practical approach
is to estimate the dependence empirically by sampling.

The Monte Carlo simula-

tions could be replaced by measured response to accomplish the same dependency
modeling goal. In addition to the Monte Carlo simulation sample, additional simulations were completed for a three-factorial (3!) design-of-experiment (DoE). Modeling
process variation with compact model method makes the DoE convenient because
to capture the correlations between MOS parameters, only the independent random
variables, rand1-4, need to be set to

±3sv

and 0. The four random variables require

81 congurations ranging from (1,1,1,1) to (0,0,0,0) to (-1,-1,-1, -1).
This modeling methodology is summarized in the owchart shown in Fig. 5.6.
The rst and simplest step is establishing the statistical model for the marginal
distributions, f(x) and g(y). The marginal distributions can be selected without regard
to the dependency. Goodness-of-t tests can be used to parameterize the marginals
and judge the nal tting.
A single comparison demonstrates the concept of tting dependency to a copula.
That is, the Monte Carlo empirical copula is compared to the Gaussian copula. Particular attention is played to two elements of the dependency. First, density contours
of the empirical copula are aligned with density contours of a Gaussian copula. Recall
the Gaussian copula density is parameterized by a single parameter either Kendall's
tau or Spearman's rho. Second, the symmetry of the empirical copula and the Gaus-
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Figure 5.6: Flow chart for the proposed technique

sian model are compared. For example, if points contained within a contour of the
empirical and Gaussian copula are consistent, then the copula model of dependency
is consistent with the observed, empirical copula.

5.3 Result
5.3.1 Non-Gaussian Dependence
Fig. 5.7 shows histograms of the marginal distribution of 1,000 Monte Carlo instances
for one the Monte Carlo process variation parameters rand1, one of the device model
parameters NMOS dvth0 (models the threshold voltage variation at zero substrate
bias) and two OTA performance responses, the OTA AC gain at 27C, 1.0VDD-- and
OTA AC gain at 80C, 1.0VDD. Table 4.2 summarize the distribution statistics where
OTA AC gain at 27C is f(x) and OTA AC gain at 80C is g(y).

By construction,

each of the four Monte Carlo parameters (rand1-4) will pass Shapiro-Wilks W-test79

Figure 5.7: Marginal distribution of (a) random (b) dvth0 (c) OTA gain at 27C, f(x)
(d) OTA gain at 100C, g(y)
parameter and OTA gain
Table 5.2: Statistics summary for Monte Carlo parameter, Device Model

for-normality.

Similarly, the 23 device model parameters are computed as linear

combinations of rand1-4 and by construction will pass the W test-for-normality. Finally, the marginal distribution of the OTA AC gain 27C and 80C each pass the W
test-for-normality. Although AC analysis linearizes the transistors at the DC operating point, a response such as AC gain is not guaranteed to be normal because the
MOS circuitry is by its nature a non-linear system.
Fig. 5.8 shows the marginal joint density h(x,y) of OTA gain at 27C/1.0VDD and
80C/1.0VDD as well as marginal distribution f(x) and g(y) in parametric space. The
empirical copula c(u,v) for dependence structure is constructed in rank space and
shown in Fig. 5.9. The uniform distributions of the u and v marginals are plotted to
emphasize the uniformity of the copula margins.
80

Figure 5.8: Joint density h(x,y) for OTA gain at 1VDD, 27C/80C

When marginal distributions pass such normality tests the natural assumption
is to model their joint density with the bivariate Gaussian. Hints of the trouble to
come can be seen in Fig. 5.8. The upper edge of the scatter-plot there is much more
distinct (sharp line) compared to the lower edge. The similarity (a requirement by
symmetry) is seen in the scatter along the upper and lower edges of the Gaussian
scatter-plots in Fig. 5.2. The empirical copula scatter-plot in Fig. 5.9 compared to
Fig. 5.1 suggests the dierence more clearly with many points scattered below the
diagonal and almost none in the upper left hand corner.
Fig.
added.

5.10 is the same empirical copula scatter-plot with a 98% density contour
The added contour assumes the dependency is a Gaussian copula with a

correlation coecient equal to the observed value.

Notice how the 2% outside of

98% density contour are miscorrelating. The instances reect an outlier behavior and
all lie below the density contour and none lie above the contour. The 2% of points
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Figure 5.9: Empirical copula c(u,v) for OTA gain at 1.0VDD, 27C/80C

are not evenly distributed above and below the contour as highlighted by the solid
triangles in Fig. 5.10(b).
The empirical copula is not well described by a Gaussian copula because there is
a larger than expected number of instances below the diagonal and outside the 98%
contour.
The six instances below the 98% contour are identied as miscorrelating outliers
because their rank of OTA AC gain at 80C miscorrelates (i.e. is too small) compared
to the expected OTA AC gain ranks at 27C. Although 2% is a small fraction, the
result of this miscorrelation is obtained from modeled process variation and not the
result of explicit introduction and modeling of a defect. The miscorrelating outliers
are caused by intrinsic process variation and are important to spot to avoid being
falsely treated as defect.
The six miscorrelating outliers identied from copula c(u,v) are less easily observed
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Figure 5.10:

(a) Symmetric analysis for empirical copula.

density contour are highlighted in rectangular dot.

Instances outside 98%

(b) Miscorrelating outliers are

highlighted in triangle dot.

in joint density h(x,y) as shown in Fig. 5.11. Furthermore, the miscorrelating outliers cannot be detected from marginal distributions f(x) or g(y) since miscorrelating
outliers fall in the main population of marginal distribution.
A non-Gaussian dependence structure means traditional bivariate Gaussian modeling of the density could lead to potentially misleading interpretations of fails, poor
choices in test set point limit setting or worse expensive searches for defects in manufactured devices which would eventually have to be added to the No Trouble Found
category.

5.3.2 Temperature and Non-Gaussian Dependence
Temperature dependent model parameters are evaluated to isolate a root cause for the
six temperature miscorrelating outliers. A series of simulations turned o the temperature dependent device model parameters for transistor threshold voltage (KT),
transistor mobility (UTE) and transistor saturation voltage (AT). Turn o means
each parameter was set to zero and each of the 1,000 instances were resimulated at
27C and 1.0VDD. The model parameter PMOS KT was revealed as the main cause
for the miscorrelating outliers. That is, for KTp=0 the original miscorrelating outliers
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Figure 5.11: Joint density h(x,y) and marginal distribution f(x) and g(y)with miscorrelating outliers highlighted in orange

merged into main scatter of the AC gain copula density. Fig. 5.12 shows temperature dependence miscorrelation is eliminated when KT=0 while UTE=0 and AT=0
increase the overall correlation between two temperatures but the outliers remain
miscorrelated. The eect of KTK0 and KT=0 on the ranks of the six miscorrelating
outliers are summarized in Table 5.3.

5.3.3 Non-Gaussian Dependence and Test Metrics
A 3! DoE was used to estimate the population fraction of the miscorrelating outliers
and as result estimate the DPM fraction in production. The DoE used the [-3sv,0,
3sv] level for each of the four Monte Carlo parameters, rand1-4 modeling process variation. Eighty-one combinations were simulated at 27C/1.0VDD and 80C/1.0VDD.
The eighty-one 3! DoE results and the values from the original 1,000 Monte Carlo
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Figure 5.12: Empirical copula for OTA gain at 27C/100C and 1.0VDD with PMOS
MP (a) original MC results (b)KT=0 (c) AT=0 (d)UTE=0

Table 5.3: Miscorrelating outliers movements from original model le to model le
with KT=0 for PMOS
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instances are combined and plotted in Fig. 5.13 and Fig. 5.14. In Fig. 5.14, note
there are a few DoE combinations above the main distribution however, the DoE
combinations in the upper left corner do not display the same miscorrelation as the
combinations with OTA AC gain at 80C between 0 and 0.1.
The DoE eectively nds the combinations of rand1-4 that cause the miscorrelating outliers. The compact modeling eases these calculations by reducing combinational count (i.e., 81) to a practical level compared to the impossible number of
required combinations if each of the 12 device parameters were independently varied
(3121500K). The results shown in Fig. 5.14 allow a simple estimate of the expected
number of miscorrelating outliers in production. The ranks of the DoE within the
Monte Carlo were determined by combining the DoE and Monte Carlo instances. The
DoE settings of the rand1-4 are listed in Table 4.4 for the six DoE extreme miscorrelating outliers. A setting at

±3sv

represents a small fraction of parts (p=1.35E(-3))

in the tail. The DoE setting of 0sv represents almost the entire distribution (p≈1).
Examining the rand1-4 settings for combinations E2 and E5 estimates the fraction of
die to be

≈4

DPPM. Combinations E1, E3, E4, E6 combined are a vanishingly small

fraction, E1 DPPM. While the numbers are small for this case the intent of the study
is to demonstrate the need to understand the miscorrelation to avoid more signicant
challenges to yield, NTF and the like in products.
For a given set of test limits at the two conditions the copula can be used to
compare test metrics such as over-kill and test-escape tradeos. For example, suppose
27C is the normal use condition and 80C is the preferred test condition. Assuming
the use limit and test limit specications as shown in Fig. 5.15, the six miscorrelating
outliers, E1-E6, are fails at the test conditions and are passes at the use conditions.
The miscorrelation at these test limits results in an over-kill and lower yield.
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Figure 5.13: Three Factorial DoE- joint density

Table 5.4: Monte Carlo Parameters RAND 1-4 for E1-6
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Figure 5.14: Three Factorial DoE- copula

Figure 5.15: Three Factorial DoE - copula with limits
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5.3.4 Non-Gaussian Dependence Parameterization
Using results from Monte Carlo or measured devices the copula based model can anticipate miscorrelation eects as at dierent environmental condition settings. The
Monte Carlo simulations at (0C, 27C, 65C, 80C and 100C) reveal temperature dependent correlation as well as a supply voltage dependent correlation after simulating
the instances at (1.0VDD, 1.1VDD and 1.2VDD).
Fig. 5.16 is a scatter-plot of the 1,000 Monte Carlo at 27C and 100C and a second
scatter plot comparing 27C and 0C for 1.0VDD. Note the miscorrelating outliers
always appear as lower ranked instances for the higher of the two temperatures. The
correlation increases for the smaller temperature dierences. In Fig. 5.17 two voltages
are plotted, 1.0VDD and 1.1VDD. Fig. 5.17 shows dependence structure at 27C and
80C is also dependent on voltage. Fig. 5.16 and Fig. 5.17 show the dependence is a
combined function of temperature and supply voltage.
Recall the Gaussian copula was used to identify the miscorrelation outliers. The
combined temperature and voltage dependence and the eects of miscorrelation can
be modeled easily because the Gaussian copula is fully parameterized by Spearman's
rho (r).

r at dierent environmental conditions are tted with (10) and shown in

Fig. 5.18. A simple t suggests the voltage and temperature dependence is a simple
product of voltage and temperature

r = A(V − Vref )(T − Tref ) + 1

(5.10)

where the tting parameters for the Monte Carlo data are A=-2Ö10^(-3),Tref=27 and
Vref=1V. A full model of the voltage and temperature dependence requires research
however, the benets of constructing separate models for the marginal distributions
and for the dependency structure alone have been demonstrated in the literature [3].
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Figure 5.16: Dependence structure for OTA gain at 1VDD and (a) 100C/27C (b)
0C/27C

Figure 5.17: Dependence structure for OTA between 27C and 80C at (a) 1.0VDD (b)
1.1VDD

Figure 5.18: Spearman's rho at various environment conditions
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5.4 Recommendations
The dependence of between two circuit test responses has been outlined.

The ap-

proach presented separates the marginal distribution and the joint density. The separation provides three advantages.
First, recognizing the copula as the entire description of dependency means a
much wider array of dependencies can be deployed when modeling. This wider array opens the possibility of simplifying the description of joint densities by avoiding
complex, parametric settings commonly found in techniques such as Gaussian kernel
expansions.
Second, the dependency can be obtained through the use of Monte Carlo or production unit sampling and does not require any signicant analytic predictions of the
dependency.
Third, once the dependency is identied a wide array of test related issues can
be addressed such as test set point limit setting, and estimating fractions of specic
response categories. The separation of dependency form marginal response provides
an opportunity to parameterize the margins with simple uni-variate goodness-of-t
tests and similarly for selecting the dependency copula for a specic system [74].

5.5 Conclusion
A common problem in test is the miscorrelation between test and use. Often miscorrelation is assumed to be the result of defects. Using a common analog building
block the OTA, this study demonstrates miscorrelation is not always defect behavior
and instead can be the result of normal process variation [75].
Using a CMOS OTA design as a case study, the dependence structure in analog
parametric test over environmental conditions is characterized.

Estimation of test

matrices such as overkill due to falsely treating intrinsic process variation as defects
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is demonstrated. This study conveys the benet of using copula for modeling. Understanding the dependence structure can improve test quality by avoiding over-kill.
The use of a statistical model is proposed to describe the correlation of analog
parametric test and others continuous valued test responses.

The copula as a for-

mulation for joint density reveals a dependence structure other than Gaussian for a
simple analog building block. The miscorrelation of outliers was shown to be observed
more eciently by a copula than by examining the marginal joint density. Such a
correlation model allows for modeling miscorrelation eects without having to include
complicated methods of defect insertion.
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Chapter 6
Conclusion

This thesis built a model based on the parametric statistics of building blocks (GmC
biquad) to predict the yield for dierent lter design alternatives.

The proposed

methodology selects a base circuit from the numerous available cascaded-biquad GmC
lter congurations. The tool considers that components will drift due to environmental eects, such as temperature and voltage variations, as well as the process
variation. The methodology also models the active devices, such as those resulting
from non-ideal OTA characteristics (i.e.

parasitic transconductance and parasitic

capacitance), that cause practical components to deviate from their ideal behavior.
The methodology of establishing a building block library is summarized in the following steps: (1) Identify the type of circuits applicable to the method and identify
the building block of analog circuit design alternatives (2) Identify the standard cell
and specify the items and boundaries required for each standard cell to be characterized in the library. (3) Collect standard cells' responses within the characterization
boundary (4) Model the standard cells' responses. (5) Model the dependency of the
standard cells' responses on the circuit designs. (6) Compute the necessary statistics
to test the hypothesis. This research demonstrated the implementation of each step
of building a library for higher-order cascaded biquad Gm-C lters as an example.
The thesis also explored the possibility of predicting manufacturing FOM of analog circuits through rank statistics.

A copula-based model for analog parametric
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performance response was rst built from a small set of training data. Monte Carlo
simulations were used to synthesize the analog response to manufacturing process
variation models. The copula was employed to characterize the temperature dependence relationship of an example circuit.

The method was demonstrated using a

45nm-design for a CMOS operational trans-conductance amplier (OTA). The dependence structure in the performance of the OTA between two temperatures is a
function of temperature and supply voltage. The study demonstrated that temperature miscorrelation can be the result of process variation and does not require the
introduction of defects.
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